

EE698G_Midterm Project


Sub: Design of DLL(Delay Locked Loop)

Technology node: gpdk180

Tool: Cadence Virtuoso

Design of VCDL:

Circuits:



Transistor sizing : W/L for nmos = 2um/180nm;
W/L for pmos = 4um/180nm

Calculations: $T_O = 1.54\text{ns}$, Freq = 649MHz, At $V_C = 1\text{V}$

Inverter: $t_{pLH} = 20.238\text{p sec} = 35.923\text{pS(With load)}$

Buffer: $t_{pHL} = 2 \times 20.238\text{p} = 40.476\text{pS(expected)}$
 $= 62.886\text{pS(simulations)}$

So the number of buffers required for VCDL is = N


$$T_O / t_{pLH} = 24.488$$

Assuming an increase of load on buffers, propagation delay increases so taking $N = 24$ for simulation purposes.


Delay of Output for VCDL = $T_O + \Delta T = 2.084\text{ns}$

$\Delta T = 0.544\text{ns}$ which is supposed to be zero


Plot of Kdl:




Plot of Transient power




Plot of tpHL , Range = 1.84ns : 2.8ns



PFD(Phase Frequency Detector): Circuit schematic




Plot



CP(charge pump):

Circuit Schematic:



W/L of pm4, pm2 (current mirroring mos)= 5u/180m

W/L of nm0,nm1, nm2(current mirroring mos) = 25u/180m


W/L of up,dn vdd,gnd (switches) = 2u/180m

Done accordingly to equalise the up and down currents


DLL:

Connect VCDL , PFD and Charge pump in a naive feedback to lock the Input signal and output signal with delay T_0 .

Schematic: $C = 10\text{pF}$




For slow corner:



Offset = 30ps , $V_{c,sat} = 0.99\text{V}$

ID avg= 3.84mW Power = $1.71 \times 3.84\text{m} =$

For fast corner:



Offset = 30ps , $V_{c,sat} = 0.77V$

ID avg= 3.8423mW Power = $1.89 \times 3.842m = 7.26mW$