EE698G_Midterm Project


Sub: Design of DLL(Delay Locked Loop)

Technology node: gpdk180

Tool: Cadence Virtuoso

Design of VCDL:

Circuits:



Transistor sizing: W/L for nmos = 2um/180nm;

W/L for pmos = 4um/180nm

Calculations: $T_0 = 1.54$ nS, Freq = 649MHz, At $V_C = 1$ V

Inverter: $t_{pLH} = 20.238p \text{ sec} = 35.923pS(With load)$

Buffer: tpHL = 2*20.238p = 40.476pS(expected)

= 62.886pS(simulations)


So the number of buffers required for VCDL is = N

$$T_{O}/t_{pLH} = 24.488$$

Assuming an increase of load on buffers, propagation delay increases so taking N = 24 for simulation purposes.

Delay of Output for VCDL =
$$T_0 + \Delta T = 2.084$$
ns $\Delta T = 0.544$ ns which is supposed to be zero


Plot of Kdl:



Plot of Transient power




Plot of tpHL, Range = 1.84ns: 2.8ns



PFD(Phase Frequency Detector):

Circuit schematic




Plot



CP(charge pump):

Circuit Schematic:




W/L of pm4, pm2 (current mirroring mos)= 5u/180m W/L of nm0,nm1, nm2(current mirroring mos) = 25u/180m W/L of up,dn vdd,gnd (switches) = 2u/180m Done accordingly to equalise the up and down currents


DLL:

Connect VCDL, PFD and Charge pump in a naive feedback to lock the Input signal and output signal with delay T0.

Schematic: C =10pF




For slow corner:



Offset = 30ps, $Vc_{,Sat} = 0.99V$ ID avg= 3.84mW Power = 1.71*3.84m =

For fast corner:



Offset = 30ps, $Vc_{,Sat} = 0.77V$ ID avg= 3.8423mW Power = 1.89*3.842m = 7.26mW