

Basic Undergraduate Risc Processor – BURP

Introduction & Design

[Instruction Set]

Mnemonic	RTL	Update Carry?
JC <address>	$\text{address} + \text{PC} \rightarrow \text{PC}$	no
JMP <imm> RA	$(\text{imm} \ll 4) + \text{RA} \rightarrow \text{PC}$	no
MOV R1, R2	$\text{R1} \rightarrow \text{R2}$	no
MVI RA, <imm>	$\text{imm} \rightarrow \text{RA}$	no
INC R	$\text{R} + 1 \rightarrow \text{R}$	yes
ADD R1, R2	$\text{R1} + \text{R2} + \text{CY} \rightarrow \text{R1}$	yes
SUB R1, R2	$\text{R1} - \text{R2} + \text{CY} \rightarrow \text{R1}$	yes
AND R1, R2	$\text{R1} \& \text{R2} \rightarrow \text{R1}$	no
OR R1, R2	$\text{R1} \text{R2} \rightarrow \text{R1}$	no
SC	$1 \rightarrow \text{CY}$	yes
CC	$0 \rightarrow \text{CY}$	yes
PUSH R	$\text{R} \rightarrow \text{Stack}$	no
POP R	$\text{Stack} \rightarrow \text{R}$	no
IN R	$\text{IN} \rightarrow \text{R}$	no
OUT R	$\text{R} \rightarrow \text{OUT}$	no
NOP		no

[Block Diagram (rough)]





FIGURE 2. BURP block diagram

[Features]

- Data Path
 - 4-bit data, 1-bus or 2-bus design
 - ALU for logical & arithmetic operation
- Registers & Stack (SRAM)
 - 4 data registers
 - 8 stack locations
- Program Storage (EEPROM)
 - 8-bit address (256 memory locations)
 - 8-bit instruction words
- I/O Ports
 - Input: DIP switches
 - Output: register & 4 LEDs

[Control Unit]

- Registers
 - Instruction Register (IR)
 - Program Counter (PC)
 - Carry Register (CY)
 - Stack Pointer (SP)
- Control Logic
 - Signals to other chips (ALU, SRAM, I/O etc.)



[Program Storage (EEPROM)]

- 8-bit address from PC
- 8-bit instruction words
 - 4-bit opcode: 1 of 16 instructions
 - 4-bit data / operands:
 - Immediate value (4 bits)
 - Register fields: R1, R2 (2 x 2 bits)
 - Source & destination registers

[Program Counter (PC)]

- Address range: $2 \times 4 = 8$ bits
 - two 4-bit registers: $PC = \{PC_{high}, PC_{low}\}$
 - PC_{high} , PC_{low} individually accessible
- Implementation
 - 1
if
1
 - 1

You can implement it in FPGA!

t)

[Stack & Stack Pointer]

- Stack
 - ≥ 8 stack locations
 - Status detection: full / empty
- Stack Pointer (SP): ≥ 3 bits
 - Up-/down-counter (e.g. '193)
 - Register (use ALU to inc./dec.)
 - FPGA (address output to MUX/SRAM)


[SRAM (Register File & Stack)]

- Registers & stack are SEPARATE, unique memory locations
- Two Ports
 - 1-bus design: read-port, write-port
 - 2-bus design: read/write, write
- Address Inputs: MUX
 - Register fields R1, R2 of instruction
 - Stack Pointer SP
 - Register RA (hard-wired, JMP)

Design Approval – By Week 6 in Your Lab

- **Concrete RTN for all 16 instructions**
- Functional Block Diagram
 - Components (chip number & function)
- Datapath along with control signals


Block Diagram (Example)



[ModelSim Simulation for BURP – By Week 7]

- Verilog/VHDL for entire BURP (as close to your implementation as possible)
- Testbench for the test program
- Correct simulation results for desired behaviors/responses

Implementation and Debugging



Demo to TA by Week 9!