



MPU

MCU



FPU \Rightarrow Floating point unit

من التي يتعامل عمليات float numbers

طب لو من موجوده؟ ال CPU هو اللي صيغتها بس صياحه وقت ومن هيقدها بقة

- DMA \Rightarrow Direct Memory access

هو ينقل داتا مباشرة

من موجوده في كل ال MCUs خالص بيقل داتا طبيعي هو ال CPU بس فقل اذا كنا حطين اي Process عليه غير النقل بس فربا تبين وظهره ال DMA وهو انه بيقل الداتا بس ال CPU وبغرفة

أكبر size \rightarrow

- Cache Memory

register cache RAM

أشرح

- خاطرة زي ايه؟ عندي مكتبة مثلا فربا كتب كتير صاير اننا نكتب فكتب ال C فكتب ال C جيب ال C

منهم كتب فكتبه زكريه... الكتب اللي قخته \leftarrow register

- الكتب اللي جيب \leftarrow cache

- الكتب اللي في المكتبة \leftarrow RAM

- عندي صيغتين cache hit, cache loss

البرميسور بيقل خاطرة حاجات خرافة موجودة في ال cache فوانا بتعمل مثلا على دنا $x=5$

فلو ال x موجود في ال cache فكله cache hit, لو مش موجوده cache loss فكله

من برط 5000 طرقت 20 hit و 80 loss فكله ال algorithm الى نعالها من كودنا

- ال microcontroller من بيقل فيه cache فاعوضها لاي؟ لانا ال RAM بيقل فبغرفة مكتبة

- أكثر ال registers - ال RAM تقدر من نوع أسرع (SRAM)

- Status register: Contains information about the result of the most recently executed arithmetic instruction.

Flags: Zero, carry, ...

- Stack pointer:

Stack



Function call

* Pipelining: Parallel instruction fetches and executions enabled by the Harvard architecture (تقسيم)

	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5
Ins 1	F	D	E		
Ins 2		F	D	E	
Ins 3			F	D	E

الفرق بين arch

Memory accessing

Harvard

Non-von Neumann

Non-von Neumann

- Bus connects CPU to RAM and

another bus connects CPU to ROM

- The CPU can read an instruction and perform a data memory access at the same time which speeds up execution time.

- More hardware, cost, complexity

- There is a single data bus.

- Each time the CPU fetches a program instruction, it may have to perform one or more read/write operations to data memory space, it must wait until these operations are completed before it can fetch and decode the next instruction.

- Simplicity and economy

* The AVR is a Harvard arch. CPU which means it separates instruction memory and data memory. GCC was originally designed to support von Neumann arch which define a single storage structure to hold both instructions and data.

compiler address

segment

...

text at 0x0
data at 0x800000

number of instructions

RISC

Reduced Instruction set computers

Limited number of instructions

Simple instructions

Limited Addressing modes

Single cycle instruction execution

More usage of RAM

Large number of Registers For operations

Can't operate directly on memory
doesn't require external memory

Complex software

Based on Harvard architecture

used in microcontrollers - Embedded systems
ex: AVR, ARM, PIC

execution time is less

small amount of Transistors (40)

CISC

Complex Instruction set computers

Large number of instructions

Complex instructions

Many addressing modes

Several cycles for instruction execution

Less usage of RAM

Small number of Registers For operations
Single register set

operates directly on memory
require external memory

Simple software

Based on Von Neumann architecture

used in computer processors
ex: AMD, intel

execution time is very high

Big amount of Transistors