

CPU AVR ROM 32K GPR (register fil) PC Program counter address Instruction register data, 16 control Retch derarle Control unit SFR (special function register) - Program counter: holds the address of the next instruction - Instruction register: Contains the instruction after getting it from miemory Fetch circuit L'in stage de l'écute de la eddress o per PC ville d' Mis vérile -States PC J signall address J ist Tetch 115, 1955. Fetch Jup 100 address significations source Control Dus Stagens address Dus Jeins data bus II de as address Il de Minstruction II des poès ROM Jilo es instruction 168, up of in PC II de opposition address Illow (IR III) instruction 168, english PC II de opposition address Illow (IR III) IR 11 & as M instruction 11 2,50 oil decoding mit 11. Execute lood instruction as it is as is Too address is load shoene of per CU I supp of soding wit Many dés control bus l'épe address bus Il de oraddress Uniteriaire, Timpful i jurgister filellip gano data bus side decino till lague (tils read i sileli! R, registor je - Alu. Arithmetic logic unit Tegli me de en tro aperade Il ice? ALV Me il in al 5120 of register = RAM detabus = All Jules 120, as 8-bit = our Jules 120, as de

- Status register: contains information about the result of themost recently executed avidametic instruction. Stock polater: Stock Me puladegli (Alle, lieu.

The Function call sich de po on * Pilelining: Parallel instruction Fetches and executions enabled by the Harvard architecture (; 2 lyopies) Inst F D E cycle 4 cycles Ins 2 F D
Ins 3 F Mc, hoge is Societalist is arch I (bil in tiple in jeled to Memory accessing begge in yit is a
Harvard & Von-Neumann Bus connects CPU to RAM and - There is a single data bus. - another But connects CPU to ROM (. Each Himle the CPU fetclos aprogram - The CPU can read an instruction and instruction, it may have to portorm one - Por form a data manory access at Helor more read/write operations to data Same the which speeds up execution (memory space, it must wait until these Soperations are completed before it can Fretch and decode the next instruction - More hardware, cost, complexity & - simplicity and economy * The ANR is a horvered orch CPU which means it separates instruction - Minory and data memory, GCC was originally designed to support Von Neuman. arch which define a single storage structure to hold both instructions on - compiler I was address + - 1. 3/ worl's segment of 5. stylits, 46 text at 0x0 Mais ai, le

number of instructions of the one shows	
RISC	CISC
Reduced Instruction set computers	Complex Instruction set computers
Limited number of instructions	Large number of instructions
Simple instructions	Complex instructions
Limited Addressing modes	Many addressing modes
single cycle instruction execution	several cycles for instruction execution
More usage of RAM	Less usage of RAM
Large number of Registers For operations	Small number of Registers for operations Single registerset
can't operate directly on memory docupit require external memory Complex Software	operates directly on menory require extornal memory
Based on Harvord architecture	based on Von Neumann architecture
used in microcontrollers - Embadded system	used in computer processors ex: AMD, intel
executiontino is less	executive time is very high
small arrount of Transisters (40)	Big amost of Trunsistars
	and the state of t