

Digital design in Python

Python to Verilog specification

COPYRIGHT

Copyright © 2025 Eyal Hochberg

This project is licensed under the **GNU General Public License v3.0 (GPL-3.0)**. You are free to: https://www.gnu.org/licenses/gpl-3.0.en.html

- Use, study, and modify the code
- Distribute original or modified versions, provided they remain under the same GPL-3 license

Please note: If you redistribute or modify the compiler, you must publish your changes under the GPL-3 as well. Commercial use is allowed under the same license terms.

Email: eyalhoc@gmail.com

Visit the source at https://github.com/eyalhoc/p2v

VERSION HISTORY TABLE

Version	Description	Date
0.1.0	Initial version – pre alpha testing	6/9/2025
0.2.0	Support non string native Python logical expressions	7/18/2025

CONTENTS

Copyright	1
version history table	2
Introduction	6
What is P2V?	6
Who is P2V meant for?	6
Why don't we just keep on using Verilog?	6
Why Python?	6
Does P2V support verification?	6
Installation	,
Using partially installed P2V	Error! Bookmark not defined
Hello world	8
Getting started with P2V	8
Create the Python source file	8
Build the Verilog module by running Python	8
Examining the Verilog module	
Examining the p2v logfile	Error! Bookmark not defined
Examining the p2v logfile Tutorial	
Tutorial	
Tutorial Example 1: adder	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric Step 3: Add a clock and sample the output	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric Step 3: Add a clock and sample the output Step 4: Creating an adder tree	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric Step 3: Add a clock and sample the output Step 4: Creating an adder tree Step 5: Define random PERMUTATIONS	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric Step 3: Add a clock and sample the output Step 4: Creating an adder tree Step 5: Define random PERMUTATIONS Step 6: Support float16 addition	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric Step 3: Add a clock and sample the output Step 4: Creating an adder tree Step 5: Define random PERMUTATIONS Step 6: Support float16 addition Step 7: Create test-bench	
Tutorial Example 1: adder Step 1: Create a module that adds two 8 bit numbers Step 2: Make the data width parametric Step 3: Add a clock and sample the output Step 4: Creating an adder tree Step 5: Define random PERMUTATIONS Step 6: Support float16 addition Step 7: Create test-bench Step 8: Support float16 testing	

Verilog (generated)	34
Module ports	35
Python (source)	35
Verilog (generated)	37
Module signals	39
Python (source)	39
Verilog (generated)	42
Instances	45
Python (source)	45
Verilog (generated)	46
Clocks	49
Python (source)	49
Verilog (generated)	50
Sampling (using FFs)	53
Python (source)	53
Verilog (generated)	55
Structs	57
Defining a struct	57
Struct example: AXI bus	57
Python (source)	59
Verilog (generated)	61
Function description	73
P2V class functions	73
P2V misc class functions	80
P2V tb class functions	84
Command line arguments	88
Getting module parameters	88
Output directory	88
Log	88
Search path	88

File generation	88
Module generation	88
Build operations	88
Verilog operations	89
Show Top Level Parameters	89

INTRODUCTION

What is P2V?

P2V is a python library used to generate synthesizable RTL. The RTL modules written in Python are converted to Verilog.

Who is P2V meant for?

P2V is meant for chip designers familiar with Verilog and Python.

Why don't we just keep on using Verilog?

Verilog code is a very old programming language; it was invented when chips were much smaller and much simpler. The main advantage of Verilog is that it allows control of the RTL on a very low level, on the other hand it fundamentally lacks generic features severely reducing the reusability of the code. In some cases, this is overcome by pairing the RTL design with scripts that try to make it more "generic" but it is artificial and does not scale well. P2V combines low-level design (when needed) with high level structures (where possible). This not only makes the design easier to write and maintain but also maintains the architectural intent within the source code.

Why Python?

Python is a mature and very popular language; it is easy to code and read. Once the RTL design is written in Python the designer gets access to the entire Python eco-system enabling endless possibilities, for example connecting the design to algorithms, using configuration files like csv, json or excel formats or using math libraries like numpy.

Does P2V support verification?

Yes, P2V has testing built into it. This is not meant to replace full verification of the design but enables basic testing, connectivity and robustness checking. P2V offers 3 levels of validation:

- 1. Linter is performed both on the Python code and on the generated Verilog code.
- 2. P2V supports generating random permutations of the design verifying nothing breaks for any combination of parameters.
- 3. P2V supports building test-benches that are simulated within the tool.

INSTALLATION

P2V is a native Python3 library, it needs no special installations for its basic function.

pip install p2v-compiler

Beyond basic functionality P2V does take advantage of the following open-source tools, and their absence will shut off their corresponding features:

- Verible used for Verilog indentation https://github.com/chipsalliance/verible
- 2. Verilator Verilog linter https://verilator.org/guide/latest/install.html
- 3. Iverilog Verilog simulator https://steveicarus.github.io/iverilog/usage/installation.html

Getting started with P2V

Example files are under p2v/tutorial/example0_hello_world

CREATE THE PYTHON SOURCE FILE

Create a Python file hello_world.py with a single class hello_world

```
from p2v import p2v

class hello_world(p2v):
    def module(self):
        self.set_modname()

        a = self.input()
        b = self.input()
        o = self.output()

        self.assign(o, a | b)

        return self.write()
```

BUILD THE VERILOG MODULE BY RUNNING PYTHON

By default the output stream is logged to cache/p2v.log

```
python3 tutorial/example0_hello_world/hello_world.py
p2v-INFO: created: hello_world.sv
p2v-INFO: verilog generation completed successfully (1 sec)
p2v-INFO: verilog lint completed successfully
p2v-INFO: completed successfully
```

EXAMINING THE VERILOG MODULE

```
module hello_world (
    input logic a,
    input logic b,
    output logic o
);

// hello_world module parameters:
    assign o = (a | b);

endmodule // hello world
```

TUTORIAL

Example 1: adder

Example files are under p2v/tutorial/example1_adder

In this example we will create a simple module that performs addition Step by step we will increase complexity and also show how P2V is used for verification.

STEP 1: CREATE A MODULE THAT ADDS TWO 8 BIT NUMBERS

In this lesson we will learn

- Module declaration
- Defining ports
- Assigning signals

```
from p2v import p2v # all modules inherit the p2v class

class adder(p2v):
    def module(self):
        self.set_modname()

        a = self.input(8)
        b = self.input(8)
        o = self.output(8)

        self.assign(o, a + b)

        return self.write()
```

Example explained

The module has 2 inputs, and one output all are of a fixed width of 8 bits. Logical assignment is performed on the inputs.

The function set_modname() is mandatory it set the Verilog module name.

The function write() is also mandatory, it creates the Verilog file.

Examining the Verilog file

```
module adder (
    input logic [7:0] a,
    input logic [7:0] b,
    output logic [7:0] o
);

assign o = a + b;
endmodule
```

The Verilog file is created as similar as possible to the Python source code's format and is indented.

In this lesson we will learn

- Adding module parameters
- Adding parameter assertions

```
class adder(p2v):
    def module(self, bits=8):
        self.set_param(bits, int, bits > 0) # data width
        self.set_modname()

        a = self.input(bits)
        b = self.input(bits)
        o = self.output(bits)
        self.assign(o, a + b)
        return self.write()
```

Example explained

The module receives the parameter bits. All parameters must be registered using the set_param() function. Set_param() checks the parameter type and additional optional constraints on the parameter.

Examining the Verilog file

```
module adder__bits8 (
    input logic [7:0] a,
    input logic [7:0] b,
    output logic [7:0] o
);

// module parameters:
    // bits = 8 (int): data width

assign o = a + b;
endmodule
```

Notice that the Verilog module name has been suffixed to make it unique by it's parameters.

STEP 3: ADD A CLOCK AND SAMPLE THE OUTPUT

In this lesson we will learn

- Using clocks
- Sampling signals (creating FFs)

```
from p2v import p2v, clock, default_clk

class adder(p2v):
    def module(self, clk=default_clk, bits=8):
        self.set_param(clk, clock)
        self.set_param(bits, int, bits > 0) # data width
        self.set_modname()

        self.input(clk) # default clock uses an async reset

        valid = self.input() # default width is 1 bit
        a = self.input(bits)
        b = self.input(bits)
        o = self.output(bits)
        valid_out = self.output()

        self.sample(clk, o, a + b, valid=valid)
        self.sample(clk, valid_out, valid)

        return self.write()
```

Example explained

P2v uses a special class for clocks, these contain a clock and optional async and / or sync resets. In this example the clock is not defined in the module but received as a parameter. A default clock is assigned to the module parameter to enable the module to compile without command line arguments.

Self.sample() creates FFs for a specific clock domain, if the valid argument is not set the FF is free running.

```
13
```

```
module adder__bits8 (
    input logic clk,
    input logic rst_n,
    input logic valid,
    input logic [7:0] a,
    input logic [7:0] b,
    output logic [7:0] o,
    output logic valid_out
);
    // module parameters:
    always_ff @(posedge clk or negedge rst_n)
        if (!rst_n) o <= 8'd0;
        else if (valid) o <= a + b;
    always_ff @(posedge clk or negedge rst_n)
        if (!rst_n) valid_out <= 1'd0;</pre>
        else valid_out <= valid;</pre>
endmodule
```

Notice that the default clock uses an async reset. Changing the clock to use a sync reset or both resets does not change the Python source code but will affect the Verilog FF implementations.

STEP 4: CREATING AN ADDER TREE

In this lesson we will learn

- Creating and connecting son modules
- Misc utility functions

```
from p2v import p2v, misc, clock, default_clk # misc provides general purpose
functions
class adder(p2v):
    def module(self, clk=default_clk, bits=8, num=8):
        self.set_param(clk, clock)
        self.set_param(bits, int, bits > 0) # data width
        self.set_param(num, int, num > 0 and misc.is_pow2(num)) # number of
inputs
        self.set_modname()
        self.input(clk)
        valid = self.input()
        data_in = []
        for n in range(num):
            data_in.append(self.input(f"i{n}", bits))
        o = self.output(bits)
        valid_out = self.output()
        if num == 2:
            self.sample(clk, o, data_in[0] + data_in[1], valid=valid)
            self.sample(clk, valid_out, valid)
        else:
            son_num = num // 2
            datas = []
            valids = []
            for i in range(2):
                datas.append(self.logic(f"o{i}", bits))
                valids.append(self.logic(f"valid_out{i}"))
                son = adder(self).module(clk, bits=bits, num=son_num)
                son.connect in(clk)
```

```
son.connect_in(valid) # assumes port name equals wire name
        for n in range(son num):
            son.connect_in(data_in[n], data_in[son_num*i+n])
        son.connect out(son.o, datas[i])
        son.connect_out(son.valid_out, valids[i])
        son.inst(suffix=i)
   # add the results
    son = adder(self).module(clk, bits=bits, num=2)
    son.connect in(clk)
    son.connect in(son.valid, valids[0] & valids[1])
    son.connect_in(son.i0, datas[0])
    son.connect in(son.i1, datas[1])
   son.connect_out(o)
    son.connect out(valid out)
    son.inst(suffix="_out")
return self.write()
```

Example explained:

The module calls itself recursively to create an adder tree. Each step of the hierarchy uses half the parent's inputs. For simplicity the number of inputs receives as a module parameter is asserted to be a power of 2. The function misc.is_pow2() is used for that, misc contains a variety of utility functions commonly used.

Son variable is used to receive the son's ports and connect them. Port connections must explicitly specify the direction, if the connecting wire is absent it is assumed that the wire name is the same as the port name.

The son.inst() functions inserts the instantiation into the module, the suffix parameter is used to make the instance name unique.

Examining the Verilog file

```
module adder__bits8_num8 (
    input logic clk,
    input logic rst_n,
    input logic valid,
    input logic [7:0] i0,
    input logic [7:0] i1,
    input logic [7:0] i2,
```

```
input logic [7:0] i3,
    input logic [7:0] i4,
    input logic [7:0] i5,
    input logic [7:0] i6,
    input logic [7:0] i7,
    output logic [7:0] o,
    output logic valid out
);
   // module parameters:
   // clk = clk (p2v clock)
   // bits = 8 (int): data width
   // num = 8 (int): number of inputs
    logic [7:0] o0;
    logic valid_out0;
    adder__bits8_num4 adder0 (
        .clk(clk), // input
        .rst_n(rst_n), // input
        .valid(valid), // input
        .i0(i0), // input
        .i1(i1), // input
        .i2(i2), // input
        .i3(i3), // input
        .o(o0), // output
        .valid_out(valid_out0) // output
    );
    logic [7:0] o1;
    logic valid_out1;
    adder__bits8_num4 adder1 (
        .clk(clk), // input
        .rst_n(rst_n), // input
        .valid(valid), // input
        .i0(i4), // input
        .i1(i5), // input
        .i2(i6), // input
        .i3(i7), // input
        .o(o1), // output
        .valid_out(valid_out1) // output
    );
    adder__bits8_num2 adder_out (
        .clk(clk), // input
        .rst n(rst n), // input
```

```
17
```

```
.valid(valid_out0 & valid_out1), // input
    .i0(o0), // input
    .i1(o1), // input
    .o(o), // output
    .valid_out(valid_out) // output
);
endmodule
```

STEP 5: DEFINE RANDOM PERMUTATIONS

In this lesson we will learn

- Defining module's random ranges
- Generating module random permutations for robustness checking
- Random seed

Example explained

In p2v parameter randomization is not defined in the test bench but within the module itself using the reserved function gen().

Gen() returns a dictionary with the random parameters, it is not mandatory to random all parameters, some can retain their default values.

In this example self.tb.rand_int() is used, this function selects in integer value between two values, other similar functions exist for randomizing different types.

How to run permutations

P2v uses a powerful lint tool which can find many bugs just be compiling the code. Compiling the code for multiple random variations is a good way to check robustness.

P2v random engines use a seed for exact reproduction of scenarios. The default seed of the tool is 1 ensuring a consistent random behavior, seed 0 generates a random seed, the generated seed can be seen in the log below.

```
python3 p2v/tutorial/example1_adder/step_5/adder.py -seed 0 -gen 2

p2v-INFO: starting with seed 22128
p2v-DEBUG: created: adder__bits92_num2.sv
p2v-DEBUG: created: adder__bits92_num4.sv
p2v-INFO: verilog lint completed successfully
p2v-INFO: starting gen iteration 1/1
p2v-DEBUG: created: adder__bits125_num2.sv
p2v-DEBUG: created: adder__bits125_num4.sv
p2v-DEBUG: created: adder__bits125_num8.sv
p2v-DEBUG: created: adder__bits125_num8.sv
p2v-DEBUG: created: adder__bits125_num16.sv
p2v-DEBUG: created: adder__bits125_num32.sv
p2v-INFO: verilog lint completed successfully
p2v-INFO: completed successfully
```

STEP 6: SUPPORT FLOAT16 ADDITION

In this lesson we will learn

- Instantiating Verilog modules
- Static and dynamic assertions
- Allowing unused and undriven

```
from p2v import p2v, misc, clock, default_clk
class adder(p2v):
   def module(self, clk=default_clk, bits=8, num=32, float16=False):
        self.set_param(clk, clock)
        self.set_param(bits, int, bits > 0) # data width
        self.set_param(num, int, num > 0 and misc.is_pow2(num)) # number of
inputs
        self.set_param(float16, bool) # use a float16 adder
        self.set_modname()
        if float16:
            self.assert_static(bits == 16, "float type only supports float16")
        self.input(clk)
        valid = self.input()
        data_in = []
        for n in range(num):
            data_in.append(self.input(f"i{n}", bits))
        o = self.output(bits)
        valid_out = self.output()
        if num == 2:
            o_pre = self.logic(bits)
            if float16:
                float16_stat = ["overflow", "zero", "NaN", "precisionLost"]
                self.logic(float16_stat)
                son = self.verilog_module("float_adder")
                son.connect_in(son.num1, data_in[0])
                son.connect_in(son.num2, data_in[1])
                son.connect out(son.result, o pre)
                for stat in float16 stat:
                    son.connect_out(stat)
                son.inst()
```

```
for stat in float16 stat:
                    if stat not in ["precisionLost"]:
                        self.assert never(clk, stat, f"received unexpected
{stat}")
                    else:
                        self.allow unused(stat)
            else:
                self.assign(o pre, data in[0] + data in[1])
            self.sample(clk, o, o_pre, valid=valid)
            self.sample(clk, valid out, valid)
       else:
            son_num = num // 2
            datas = []
            valids = []
            for i in range(2):
                datas.append(self.logic(f"o{i}", bits))
                valids.append(self.logic(f"valid_out{i}"))
                son = adder(self).module(clk, bits=bits, num=son_num)
                son.connect_in(clk)
                son.connect in(son.valid) # assumes port name equals wire name
                for n in range(son_num):
                    son.connect_in(data_in[n], data_in[son_num*i+n])
                son.connect_out(son.o, datas[i])
                son.connect_out(son.valid_out, valids[i])
                son.inst(suffix=i)
            # add the results
            son = adder(self).module(clk, bits=bits, num=2)
            son.connect in(clk)
            son.connect_in(son.valid, valids[0] & valids[1])
            son.connect_in(son.i0, datas[0])
            son.connect_in(son.i1, datas[1])
            son.connect out(o)
            son.connect_out(valid_out)
            son.inst(suffix=" out")
        return self.write()
```

```
def gen(self):
    args = {}
    args["float16"] = self.tb.rand_bool()
    if args["float16"]:
        args["bits"] = 16
    else:
        args["bits"] = self.tb.rand_int(1, 128)
    args["num"] = 1 << self.tb.rand_int(1, 8)
    return args</pre>
```

Example explained

To support float16 addition I looked online and found the following highly stared project:

https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier/blob/master/Sources/adderMultiplier16.v

Once I downloaded the file and added it to my project I can instantiate the Verilog module float_adder, this is done by using the verilog_module() function. Besides that, connectivity to Verilog modules is similar to p2v modules.

This example uses both static assertions which test python variables and dynamic assertions that check Verilog signals in simulation.

assert_static() is a static assertion checking that data width is 16 when building for float16 and assert_never() is a dynamic assertion checking that the Verilog float16 adder does not give undesired statuses like overflow.

P2v used a powerful linter, among other things it checks that all signals and driven and used. In this case the float16 adder statuses are used for assertions but since 'precisionLost' is allowed and should not cause an assertion the signal is marked by self.allow_unused() in order not to cause an unused lint error.

STEP 7: CREATE TEST-BENCH

In this lesson we will learn

- How to build and run a basic test-bench
- How to generate clocks

```
from p2v import p2v, misc, clock
import adder
class tb adder(p2v):
    def module(self, async_reset=True, size=32):
        self.set_param(async_reset, bool) # sync reset or async reset
        self.set param(size, int, size > 0) # number of inputs to test
        self.set_modname("tb") # explicitly set module name
        if async_reset:
            clk = clock("clk", rst_n="resetn")
        else:
            clk = clock("clk", reset="reset")
        self.logic(clk)
        self.tb.gen_clk(clk, cycle=self.tb.rand_int(2, 20))
        args = adder.adder(self).gen rand args(override={"float16":False}) #
float16 is not yet supported
        num = args["num"]
        bits = args["bits"]
        valid = self.logic("valid")
        inputs = []
        for n in range(num):
            inputs.append(self.logic(f"i{n}", bits, initial=0))
        o = self.logic("o", bits)
        valid_out = self.logic("valid_out")
        son = adder.adder(self).module(clk, **args)
        son.connect in(clk)
        son.connect in(valid)
        for n in range(num):
            son.connect_in(inputs[n])
        son.connect out(o)
```

```
son.connect_out(valid_out)
son.inst()
en = self.logic("en", initial=0)
valid = self.sample(clk, valid, en)
self.tb.fifo("data_in_q", bits*num)
self.tb.fifo("expected q", bits)
data_in = self.logic(bits*num, initial=0)
expected = self.logic(bits, initial=0)
self.line(f"""
            initial
                begin
for i in range(size):
    input_vec = []
    input sum = 0
    for j in range(num):
        val = self.tb.rand_int(1<<bits)</pre>
        input_sum += val
        input_vec.append(misc.hex(val, bits))
    self.line(f"data in q.push back({misc.concat(input vec)});")
    self.line(f"expected_q.push_back({misc.hex(input_sum, bits)});")
self.line(f"""
self.line(f"""
            initial
                begin
                    {misc.cond(async reset, f"@(posedge {clk.rst n});")}
                    repeat (10) @(posedge {clk});
                    en = 1;
                end
                // drive inputs
                always @(posedge {clk})
                    if (valid && (data in q.size() > 0))
                        begin
                            data_in = data_in_q.pop_front();
                            {misc.concat(inputs)} = data_in;
                        end
```

Example explained

This test bench supports a clock with either a sync or an async reset. This is determined by a module parameter.

Once the clock type is determined the clock frequency is randomized and the clock is generated using the gen_clk() function.

In p2v module parameters are not randomized by the test bench but by the module itself. The test bench extracts the adder's parameters by calling get_rand_args(). In this example the float16 parameter is overridden in order not to test float16 at this stage (it will be tested in next step).

Then the adder module is instantiated and the random arguments and passed as a dictionary in standard Python style **args.

The line() function allows general Verilog code to be written directly to the generated Verilog module without parsing. Doing this might cause lint errors of unused or undriven signals, in that case the functions self.allow_unused() and self.allow_undriven() are required.

A behavioral fifo is generated using the self.tb.fifo() function. Input vectors are generated and pushed into a behavioral fifo and for each vector the sum is calculated and pushed into another fifo.

Every cycle valid is high an input vector is popped from the fifo and set on the adder's inputs.

Every cycle valid_out is high an output vector is popped from the fifo and compared to the adder's output. If there is a mismatch the test ends with an error.

If all input vectors are tested without error the test ends successfully.

Finally, a timeout is set and a dump is generated for debug.

Running a simulation

```
python3 p2v/tutorial/example1_adder/step_7/tb_adder.py -sim -seed 0 -gen 2
p2v-INFO: starting with seed 59463
p2v-INFO: starting gen iteration 0/1
p2v-DEBUG: created: adder__clk_bits16_num2_float16False.sv
p2v-DEBUG: created: adder__clk_bits16_num4_float16False.sv
p2v-DEBUG: created: adder__clk_bits16_num8_float16False.sv
p2v-DEBUG: created: adder__clk_bits16_num16_float16False.sv
p2v-DEBUG: created: _tb0.sv
p2v-INFO: verilog generation completed successfully (3 sec)
p2v-INFO: verilog lint completed successfully
p2v-INFO: verilog compilation completed successfully
p2v-INFO: verilog simulation completed successfully
p2v-INFO: starting gen iteration 1/1
p2v-DEBUG: created: adder__clk_bits25_num2_float16False.sv
p2v-DEBUG: created: tb1.sv
p2v-INFO: verilog generation completed successfully (3 sec)
p2v-INFO: verilog lint completed successfully
p2v-INFO: verilog compilation completed successfully
p2v-INFO: verilog simulation completed successfully
p2v-INFO: completed successfully
```

Examining the simulation log

The command above ran 2 simulations with a random seed. The flag -sim activates the Verilog simulator, -seed 0 is a random seed and -gen 2 means 2 iterations.

The detailed simulation log can be viewed as such:

```
cat cache/p2v_sim.log
FST info: dumpfile dump.fst opened for output.
FST warning: $dumpvars: Unsupported argument type (vpiPackage)
742: test PASSED (successfully tested 32 additions)
```

Examining the coverage file

When using the -gen flag whether in simulation or not; a csv file will be generated in the output directory listing all the permutations that ran.

Examining the Verilog file

```
module tb ();
   // module parameters:
   // async_reset = True (bool): sync reset or async reset
   // size = 4 (int): number of inputs to test
   logic clk;
    logic resetn;
    initial
        forever begin
            clk = 0;
            #2;
            clk = 1;
            #3;
        end
    initial begin
        resetn = 1;
        repeat (5) @(negedge clk); // async reset occurs not on posedge of clock
        resetn = 0;
        repeat (20) @(posedge clk);
        resetn = 1;
   end
    logic valid;
    logic [31:0] i0;
    initial i0 = 32'd0;
    logic [31:0] i1;
    initial i1 = 32'd0;
```

```
logic [31:0] i2;
    initial i2 = 32'd0;
    logic [31:0] i3;
    initial i3 = 32'd0;
    logic [31:0] o;
    logic valid_out;
    adder clk bits32 num4 float16False adder (
        .clk(clk), // input
        .resetn(resetn), // input
        .valid(valid), // input
        .i0(i0), // input
        .i1(i1), // input
        .i2(i2), // input
        .i3(i3), // input
        .o(o), // output
        .valid_out(valid_out) // output
    );
    logic en;
    initial en = 1'd0;
    always ff @(posedge clk or negedge resetn)
        if (!resetn) valid <= 1'd0;</pre>
        else valid <= en;</pre>
    reg [127:0] data_in_q [$];
    reg [ 31:0] expected q[$];
    logic [127:0] data_in;
    initial data_in = 128'd0;
    logic [31:0] expected;
    initial expected = 32'd0;
    initial begin
        data_in_q.push_back({32'hc386_bbc4, 32'h414c_343c, 32'h7311_d8a3,
32'ha6ce cc1b});
        expected_q.push_back(32'h1eb3_94be);
        data_in_q.push_back({32'hc9e9_c616, 32'h1807_2e8c, 32'hd5f4_b3b2,
32'h7204_e52d});
       expected_q.push_back(32'h29ea_8d81);
```

```
data_in_q.push_back({32'hf1fd_42a2, 32'he6c3_f339, 32'h07d4_bedc,
32'h8a9a 021e});
        expected_q.push_back(32'h6b2f_f6d5);
        data in q.push back({32'h3bab 6c39, 32'h0580 5975, 32'ha46d 6753,
32'hdc25_74bd});
        expected_q.push_back(32'hc1be_a1be);
    end
    initial begin
        @(posedge resetn);
        repeat (10) @(posedge clk);
        en = 1;
    end
    // drive inputs
    always @(posedge clk)
        if (valid && (data_in_q.size() > 0)) begin
            data_in = data_in_q.pop_front();
            {i0, i1, i2, i3} = data_in;
        end
    // check output
    always @(posedge clk)
        if (valid_out) begin
            expected = expected_q.pop_front();
            if (o !== expected) begin
                $display("%0d: test FAILED (mismatch expected: 0x%0h, actual:
0x%0h)", $time,
                         expected, o);
                #10;
                $finish;
            end
            if (expected_q.size() == 0) begin
                $display("%0d: test PASSED (successfully tested 4 additions)",
$time);
                #10;
                $finish;
            end
        end
```

```
integer _count_clk = '0;
    always @(posedge clk) _count_clk <= _count_clk + 'd1;

logic assert_never__reached_timeout_after_400_cycles_of_clk;
    assign assert_never__reached_timeout_after_400_cycles_of_clk = _count_clk >= 'd400;

always @(posedge clk)
    if (resetn & assert_never__reached_timeout_after_400_cycles_of_clk)
        $fatal(0, "reached timeout after 400 cycles of clk");

initial begin
    $dumpfile("dump.fst");
    $dumpvars;
    $dumpon;
    end

endmodule
```

In the Verilog file we can see how the clock and the async reset are generated. The random inputs and the expected outputs are random in Python but hard coded in the Verilog file.

STEP 8: SUPPORT FLOAT16 TESTING

In this lesson we will learn

• How to use a standard Python library for verification

```
import numpy as np # use numpy for float16 type
from p2v import p2v, misc, clock
import adder
class tb_adder(p2v):
    def module(self, async_reset=True, size=32):
        # same as previous example
        args = adder.adder(self).gen_rand_args()
        num = args["num"]
        bits = args["bits"]
        float16 = args["float16"]
        # same as previous example
        self.line(f"""
                    initial
                        begin
        for i in range(size):
            input vec = []
            input_sum = misc.cond(float16, np.float16(0), 0) # for float16 use
numpy type
            for j in range(num):
                if float16:
                    val = np.float16(np.random.rand()) # use numpy random
                else:
                    val = self.tb.rand_int(1<<bits)</pre>
                input sum += val
                if float16:
                    val = val.view(np.uint16) # convert to hex representation
```

Example explained

In the example we show how the powerful numpy library is used to calculate the expected values of float 16 additions.

To generate float16 numbers we use np.random.rand(). Numpy's random seed is set under-the-hood.

Similar to using numpy the immense Python library is at our disposal.

SYNTAX

Module parameters

- Defining module parameters
- Asserting parameters
- How module parameters affect Verilog module name

PYTHON (SOURCE)

```
from p2v import p2v, clock, default_clk

class params(p2v):
    def module(self, clk=default_clk, bits=8, name="foo", sample=False, d={},
depth=128):
        self.set_param(clk, clock) # p2v clock
        self.set_param(bits, int, bits > 0) # integer parameter"
        self.set_param(name, str, name != "") # string parameter"
        self.set_param(sample, bool) # bool parameter - no constraint"
        self.set_param(d, dict, suffix="_".join(d.keys())) # dictionary parameter
- complex parameter does not create suffix automatcically"
        self.set_param(depth, int, suffix=None) # integer parameter - does not
affect module name"
        self.set_modname()
        return self.write()
```

VERILOG (GENERATED)

```
from p2v import p2v, clock, default_clk

class params(p2v):
    def module(self, clk=default_clk, bits=8, name="foo", sample=False, d={},

depth=128):
        self.set_param(clk, clock) # p2v clock
        self.set_param(bits, int, bits > 0) # integer parameter
        self.set_param(name, str, name != "") # string parameter
        self.set_param(sample, bool) # bool parameter - no constraint
        self.set_param(d, dict, suffix="_".join(d.keys())) # dictionary parameter
        complex parameter does not create suffix automatcically
        self.set_param(depth, int, suffix=None) # integer parameter - does not

affect module name
        self.set_modname()
        return self.write()
```

Module ports

- Defining inputs, inputs and inout ports
- Conditional ports
- Parametric ports
- Struct ports
- Verilog parametric ports

PYTHON (SOURCE)

```
from p2v import p2v
num = 4
bits = 8
var = True
strct = {}
strct["ctrl"] = 8
strct["data"] = 32
class ports(p2v):
    def module(self):
        self.set_modname()
        a = self.input() # default is single bit
        b =self.input(1) # same as the above
        c = self.input(8) # multi bit bus
        dd = self.input(bits) # parametric width
        e = self.input([bits]) # parametric width but forces [0:0] bus if width
        f = []
        for n in range(num):
            f.append(self.input(f"f{n}", bits)) # port in loop
        if var:
            g = self.input(bits*2) # conditional port
        ao = self.output() # default is single bit
        bo = self.output(1) # same as the above
        co = self.output(8) # multi bit bus
        ddo = self.output(bits) # parametric width
        eo = self.output([bits]) # parametric width but forces [0:0] bus if width
```

```
fo = []
        for n in range(num):
            fo.append(self.output(f"f{n}o", bits)) # port in loop
        if var:
            go = self.output(bits*2) # conditional port
        lst = [a, b, c, dd, e]
        for n in range(num):
           lst.append(f[n])
        if var:
            1st.append(g)
        for x in 1st:
            self.assign(f"{x}o", x)
        q = self.inout() #inout ports width is always 1
        s = self.input(strct) # data struct as Python dictionary
        t = self.output(strct) # data struct as Python dictionary
        self.assign(t, s)
        self.parameter("BITS", 32) # Verilog parameter
        z = self.input("z", "BITS") # Verilog parametric port - name must be
explicit
        zo = self.output("zo", "BITS") # Verilog parametric port - name must be
explicit
        self.assign(zo, z)
       return self.write()
```

```
module ports #(
    parameter BITS = 32
    input logic a, // default is single bit
    input logic b, // same as the above
    input logic [7:0] c, // multi bit bus
    input logic [7:0] dd, // parametric width
    input logic [7:0] e, // parametric width but forces [0:0] bus if width is 1
    input logic [7:0] f0, // port in loop
    input logic [7:0] f1, // port in loop
    input logic [7:0] f2, // port in loop
    input logic [7:0] f3, // port in loop
    input logic [15:0] g, // conditional port
   output logic ao, // default is single bit
   output logic bo, // same as the above
    output logic [7:0] co, // multi bit bus
    output logic [7:0] ddo, // parametric width
   output logic [7:0] eo, // parametric width but forces [0:0] bus if width is
   output logic [7:0] f0o, // port in loop
   output logic [7:0] flo, // port in loop
   output logic [7:0] f2o, // port in loop
    output logic [7:0] f3o, // port in loop
   output logic [15:0] go, // conditional port
    inout q, // inout ports width is always 1
   input logic [7:0] s__ctrl,
   input logic [31:0] s__data,
   output logic [7:0] t__ctrl,
   output logic [31:0] t data,
   input logic [BITS-1:0] z, // Verilog parametric port - name must be
explicit
   output logic [BITS-1:0] zo // Verilog parametric port - name must be
explicit
);
   // ports module parameters:
   assign ao = a;
   assign bo = b;
   assign co = c;
   assign ddo = dd;
   assign eo = e;
```

```
assign f1o = f1;
assign f2o = f2;
assign f3o = f3;
assign go = g;

assign t__ctrl = s__ctrl;
assign t__data = s__data;

assign zo = z;

endmodule // ports
```

38

assign f0o = f0;

Module signals

- Defining variables, scalar and bus
- Conditional and parameter varibales
- Defining module and local Verilog parameters
- Assigning signals
- Using structs
- Assigning struct fields

```
from p2v import p2v, misc, clock, default_clk
num = 4
bits = 8
var = True
strct = {}
strct["ctrl"] = 8
strct["data"] = 32
strct_handshake = {}
strct_handshake["ctrl"] = 8
strct handshake["data"] = 32
strct_handshake["valid"] = 1.0 # value reserved to mark qualifier
strct_handshake["ready"] = -1.0 # value reserved to mark back pressure
class signals(p2v):
   def module(self):
        self.set_modname()
        a = self.logic() # default is single bit
        b = self.logic(1) # same as the above
        c = self.logic(8) # multi bit bus
        d = self.logic(bits) # parametric width
        e = self.logic([bits]) # forces signal to be bus and not scalar even if 1
bit wide(range [0:0])
        f = []
        for n in range(num):
            f.append(self.logic(f"f{n}", bits)) # port in loop with explicit name
        if var:
            g = self.logic(bits*2) # conditional port
```

```
h = self.logic(bits*2) # conditional port
clk = default clk
clk2 = clock("clk2", rst_n="clk2_rstn")
self.logic(clk) # p2v clock
self.logic(clk2) # p2v clock
self.assign(clk.name, "1'b1") # clock assignment
self.assign(clk.rst_n, "1'b1") # reset assignment
self.parameter("BITS", 32) # Verilog parameter
self.logic("z", "BITS", assign="'0") # Verilog parametric port
self.allow unused("z")
self.parameter("IDLE", "2'd0", local=True) # local parameter
iii = self.logic(2, assign="IDLE")
self.allow unused("iii")
self.line() # insert empty line to Verilog file
self.assign(b, "1'b1") # assign to const
self.assign(e, misc.dec(3, bits)) # assign to const
for n in range(num):
    self.assign(f[n], d | e) # assign expression
self.assign(a, b) # trivial Verilog assign
self.assign(c, 0) # assign to const
self.assign(d, e + misc.dec(1, bits)) # assign expression
self.assign(g, misc.concat([f[0], f[1]])) # assign conctenation
self.assign(misc.bits(h, bits), f[2]) # partial bits
self.assign(misc.bits(h, bits, start=bits), f[3]) # partial bits
self.line() # insert empty line to Verilog file
self.assign(clk2.rst n, "1'b1")
self.assign(clk2, clk)
self.allow_unused([clk2, clk.rst_n])
aa = self.logic(8, assign=misc.hex(-1, 8)) # inline assignment
bb = self.logic(8, initial=misc.hex(-1, 8)) # inline initial assignment
self.allow unused([aa, bb])
# struct assignment
self.line() # insert empty line to Verilog file
s = self.logic(strct) # data struct as Python dictionary
```

```
t = self.logic(strct) # data struct as Python dictionary
       self.assign(t, s) # struct assignment
       self.allow_undriven(s)
       # struct assignment with field change
       s1 = self.logic(strct) # data struct as Python dictionary
       t1 = self.logic(strct) # data struct as Python dictionary
       self.assign(t1.ctrl, d) # struct assignment
       self.assign(t1, s1) # struct assignment
       self.allow_undriven(s1)
       # struct assignment with control
       self.line() # insert empty line to Verilog file
       s2 = self.logic(strct handshake) # data struct as Python dictionary
       t2 = self.logic(strct_handshake) # data struct as Python dictionary
       self.assign(t2, s2) # struct assignment (ready assignment will be
reversed: s2.ready = t2.ready)
       self.allow_undriven([s2, t2.ready])
       self.allow_unused([t, t1, t2, s1.ctrl])
       self.allow_unused([a, b, c, d, e])
       for n in range(num):
           self.allow_unused(f[n])
       if var:
           self.allow_unused([g, h])
       return self.write()
```

```
module signals #(
   parameter BITS = 32
) ();
   // signals module parameters:
   logic a; // default is single bit
   logic b; // same as the above
   logic [7:0] c; // multi bit bus
   logic [7:0] d; // parametric width
   logic [7:0] e; // forces signal to be bus and not scalar even if 1 bit
wide(range [0:0])
   logic [7:0] f0; // port in loop with explicit name
   logic [7:0] f1; // port in loop with explicit name
   logic [7:0] f2; // port in loop with explicit name
   logic [7:0] f3; // port in loop with explicit name
   logic [15:0] g; // conditional port
   logic [15:0] h; // conditional port
   logic clk;
   logic rst_n;
   logic clk2;
   logic clk2 rstn;
   assign clk = 1'b1; // clock assignment
   assign rst_n = 1'b1; // reset assignment
   logic [BITS-1:0] z; // Verilog parametric port
   assign z = '0; // Verilog parametric port
   localparam IDLE = 2'd0;
   logic [1:0] iii;
   assign iii = IDLE;
   assign b = 1'b1; // assign to const
   assign e = 8'd3; // assign to const
   assign f0 = (d | e); // assign expression
   assign f1 = (d | e); // assign expression
   assign f2 = (d | e); // assign expression
   assign f3 = (d | e); // assign expression
   assign a = b; // trivial Verilog assign
   assign c = 8'd0; // assign to const
   assign d = (e + 8'd1); // assign expression
   assign g = {f0, f1}; // assign conctenation
   assign h[7:0] = f2; // partial bits
   assign h[15:8] = f3; // partial bits
```

```
assign clk2 rstn = 1'b1;
assign clk2 = clk;
logic [7:0] aa; // inline assignment
assign aa = 8'hff; // inline assignment
logic [7:0] bb; // inline initial assignment
initial bb = 8'hff; // inline initial assignment
// data struct as Python dictionary
logic [ 7:0] s__ctrl;
logic [31:0] s__data;
// data struct as Python dictionary
logic [ 7:0] t__ctrl;
logic [31:0] t__data;
assign t__ctrl = s__ctrl;
assign t__data = s__data;
// data struct as Python dictionary
logic [ 7:0] s1 ctrl;
logic [31:0] s1__data;
// data struct as Python dictionary
logic [ 7:0] t1__ctrl;
logic [31:0] t1 data;
assign t1__ctrl = d; // struct assignment
assign t1 data = s1 data;
// data struct as Python dictionary
logic [7:0] s2 ctrl;
logic [31:0] s2__data;
logic s2 valid;
logic s2__ready;
// data struct as Python dictionary
logic [7:0] t2 ctrl;
logic [31:0] t2__data;
logic t2 valid;
logic t2__ready;
assign t2 ctrl = s2 ctrl;
assign t2 data = s2 data;
```

```
44
```

```
assign t2_valid = s2_valid;
assign s2_ready = t2_ready;
endmodule // signals
```

Instances

- Creating Son instances and connection their ports
- Passing parameters and Verilog parameters to instance
- Setting instance name
- Auto connecting ports

```
from p2v import p2v, misc
import _or_gate
class instances(p2v):
    def module(self, num=4, bits=32):
        self.set param(num, int, 0 < num < 8)</pre>
        self.set_param(bits, int, bits > 0)
        self.set_modname()
        a = []
        b = []
        c = []
        for n in range(num):
            a.append(self.input(f"a{n}", bits+n))
            b.append(self.input(f"b{n}", bits+n))
            c.append(self.output(f"c{n}", bits+n))
            son = _or_gate._or_gate(self).module(bits=bits+n) # creates son
            son.connect_in(son.a, a[n])
            son.connect_in(son.b, b[n])
            son.connect_out(son.c, c[n])
            son.inst(suffix=n) # make instance name unique
        a = self.input(16)
        b = self.input(16)
        c = self.output(16)
        son = _or_gate._or_gate(self).module(bits=16)
        son.connect_in(a) # assumes wire name equals port name
        son.connect_in(b) # assumes wire name equals port name
        son.connect_out(c) # assumes wire name equals port name
        son.inst("my or gate") # specific instance name
```

```
ca = self.output(16)
        son = _or_gate._or_gate(self).module(bits=16)
        son.connect_out(son.c, ca)
        son.connect_auto() # trivially connects all missing ports (wire name
equals port name)
        son.inst("my_auto_connect_or") # specific instance name
        son = _or_gate._or_gate(self).module(bits=16)
        son.connect auto(ports=True, suffix=" 01") #
        son.inst("my_auto_connect_ports_or") # specific instance name
       # Verilog instance
        aa = self.input(bits)
       bb = self.input(bits)
        cc = self.output(bits)
        son = self.verilog_module("_and_gate", params={"BITS":bits}) # setting
instance Verilog parameter
        son.connect_in(son.a, aa) # connecting Verilog is same as connecting a
p2v instance
        son.connect in(son.b, bb) # connecting Verilog is same as connecting a
p2v instance
        son.connect out(son.c, cc) # connecting Verilog is same as connecting a
p2v instance
        son.inst() # instance name equals module name
       return self.write()
```

```
module instances__num4_bits32 (
    input logic [31:0] a0,
    input logic [31:0] b0,
    output logic [32:0] c1,
    input logic [32:0] c1,
    input logic [33:0] a2,
    input logic [33:0] b2,
    output logic [33:0] c2,
    input logic [34:0] a3,
    input logic [34:0] b3,
```

```
output logic [34:0] c3,
    input logic [15:0] a,
    input logic [15:0] b,
   output logic [15:0] c,
   output logic [15:0] ca,
   input logic [15:0] a_01,
    input logic [15:0] b_01,
   output logic [15:0] c_01,
    input logic [31:0] aa,
    input logic [31:0] bb,
   output logic [31:0] cc
);
   // instances module parameters:
   _or_gate__bits32 _or_gate0 (
        .a(a0), // input
        .b(b0), // input
       .c(c0) // output
    );
   _or_gate__bits33 _or_gate1 (
        .a(a1), // input
        .b(b1), // input
       .c(c1) // output
    );
   _or_gate__bits34 _or_gate2 (
        .a(a2), // input
       .b(b2), // input
       .c(c2) // output
    );
   _or_gate__bits35 _or_gate3 (
        .a(a3), // input
        .b(b3), // input
        .c(c3) // output
    );
    _or_gate__bits16 my_or_gate (
        .a(a), // input
        .b(b), // input
        .c(c) // output
```

```
);
   _or_gate__bits16 my_auto_connect_or (
       .c(ca), // output
       .a(a), // input
       .b(b) // input
    );
   _or_gate__bits16 my_auto_connect_ports_or (
       .a(a_01), // input
       .b(b_01), // input
       .c(c_01) // output
    );
   _and_gate #(
       .BITS(32)
    ) _and_gate (
       .a(aa), // input
       .b(bb), // input
       .c(cc) // output
    );
endmodule // instances__num4_bits32
```

48

Clocks

- Defining clocks with synchronous and asynchronous resets
- Clock ports
- Using clock for sampling signals
- Default clock

```
from p2v import p2v, clock, default clk, clk 0rst, clk arst, clk srst, clk 2rst
class clocks(p2v):
   def module(self, clk=default clk):
        self.set param(clk, clock) # verifies that clk if a p2v clock
        self.set modname()
        clks = [clk] # default clk with async reset
        clks.append(clock("clk0")) # clock without reset
        clks.append(clock("clk1", rst_n="clk1_rst_n")) # clk with async reset
        clks.append(clock("clk2", reset="clk2_reset")) # clk with sync reset
        clks.append(clock("clk3", rst_n="clk3_rst_n", reset="clk3_reset")) # clk
with both asycn and sync reset
        clks.append(clk_0rst("clk4")) # clk with no resets
        clks.append(clk_arst("clk5")) # clk with async reset
        clks.append(clk srst("clk6")) # clk with sync reset
        clks.append(clk_2rst("clk7")) # clk with async and sync resets
        clks.append(self.tb.rand_clock(prefix="clk8")) # clk with random resets
        clks.append(self.tb.rand_clock(prefix="clk9", must_have_reset=True)) #
clk with random resets
        num = len(clks)
        for n in range(num):
            self.input(clks[n])
           i = self.input(f"i{n}", 32)
            o = self.output(f"o{n}", 32)
            self.sample(clks[n], o, i)
        return self.write()
```

```
module clocks clkclk (
    input logic clk,
    input logic rst_n,
    input logic [31:0] i0,
    output logic [31:0] o0,
    input logic clk0,
    input logic [31:0] i1,
    output logic [31:0] o1,
    input logic clk1,
    input logic clk1_rst_n,
    input logic [31:0] i2,
    output logic [31:0] o2,
    input logic clk2,
    input logic clk2_reset,
    input logic [31:0] i3,
    output logic [31:0] o3,
    input logic clk3,
    input logic clk3_rst_n,
    input logic clk3_reset,
    input logic [31:0] i4,
    output logic [31:0] o4,
    input logic clk4,
    input logic [31:0] i5,
    output logic [31:0] o5,
    input logic clk5,
    input logic clk5_rst_n,
    input logic [31:0] i6,
    output logic [31:0] o6,
    input logic clk6,
    input logic clk6_reset,
    input logic [31:0] i7,
    output logic [31:0] o7,
    input logic clk7,
    input logic clk7_rst_n,
    input logic clk7_reset,
    input logic [31:0] i8,
    output logic [31:0] o8,
    input logic clk8,
    input logic clk8_reset,
    input logic [31:0] i9,
    output logic [31:0] o9,
    input logic clk9,
```

```
input logic clk9_rst_n,
    input logic [31:0] i10,
    output logic [31:0] o10
);
    // clocks module parameters:
    always ff @(posedge clk or negedge rst n)
        if (!rst_n) o0 <= 32'd0;
        else o0 <= i0;
    always_ff @(posedge clk0) o1 <= i1;</pre>
    always_ff @(posedge clk1 or negedge clk1_rst_n)
        if (!clk1_rst_n) o2 <= 32'd0;
        else o2 <= i2;
    always ff @(posedge clk2)
        if (clk2_reset) o3 <= 32'd0;
        else o3 <= i3;
    always_ff @(posedge clk3 or negedge clk3_rst_n)
        if (!clk3 rst n) o4 <= 32'd0;
        else if (clk3_reset) o4 <= 32'd0;
        else o4 <= i4;
    always_ff @(posedge clk4) o5 <= i5;</pre>
    always_ff @(posedge clk5 or negedge clk5_rst_n)
        if (!clk5_rst_n) o6 <= 32'd0;
        else o6 <= i6;
    always ff @(posedge clk6)
        if (clk6_reset) o7 <= 32'd0;
        else o7 <= i7;
    always_ff @(posedge clk7 or negedge clk7_rst_n)
        if (!clk7_rst_n) o8 <= 32'd0;
        else if (clk7_reset) o8 <= 32'd0;
        else o8 <= i8;
    always ff @(posedge clk8)
        if (clk8_reset) o9 <= 32'd0;
        else o9 <= i9;
```

```
52
```

```
always_ff @(posedge clk9 or negedge clk9_rst_n)
    if (!clk9_rst_n) o10 <= 32'd0;
    else o10 <= i10;
endmodule // clocks__clkclk</pre>
```

Sampling (using FFs)

- Sampling signals (creating FFs)
- Using qualifiers (valid signal)
- Setting default value
- Sampling structs

```
from p2v import p2v, misc, clock, default clk
bits = 8
strct_handshake = {}
strct handshake["ctrl"] = 8
strct_handshake["data"] = 32
strct handshake["valid"] = 1.0 # value reserved to mark qualifier
strct_handshake["ready"] = -1.0 # value reserved to mark back pressure
class samples(p2v):
   def module(self):
        self.set_modname()
        clk0 = clock("clk0", rst_n="clk0_rst_n") # clk with async reset
        clk1 = clock("clk1", reset="clk1 reset") # clk with sync reset
        self.input(clk0)
        self.input(clk1)
        ext_reset = self.input()
        valid = self.input()
        i0 = self.input(bits)
        x0 = self.output(bits)
        x1 = self.output(bits)
        x2 = self.output(bits)
        x3 = self.output(bits)
        x4 = self.output(bits)
        s = self.input(strct_handshake)
        t = self.output(strct_handshake)
        self.sample(clk0, x0, i0) # free running clock - async reset
```

```
54
```

```
self.sample(clk1, x1, i0) # free running clock - sync reset

self.sample(clk0, x2, i0, valid=valid) # sample with qualifier

self.sample(clk0, x3, i0, valid=valid, reset_val=-1) # sample with non
zero reset value

self.sample(clk0, x4, i0, valid=valid, reset=ext_reset) # sample with
additional sync reset

self.sample(clk1, t.ctrl, s.ctrl | misc.hex(4, bits=8), valid=valid)
self.sample(clk1, t, s) # sample structs

return self.write()
```

```
module samples (
    input logic clk0,
    input logic clk0_rst_n,
    input logic clk1,
    input logic clk1_reset,
    input logic ext_reset,
    input logic valid,
    input logic [7:0] i0,
   output logic [7:0] x0,
   output logic [7:0] x1,
   output logic [7:0] x2,
   output logic [7:0] x3,
    output logic [7:0] x4,
    input logic [7:0] s__ctrl,
    input logic [31:0] s__data,
    input logic s_valid,
    output logic s ready,
   output logic [7:0] t_ctrl,
   output logic [31:0] t__data,
    output logic t valid,
   input logic t__ready
);
   // samples module parameters:
    always_ff @(posedge clk0 or negedge clk0_rst_n) // free running clock -
async reset
       if (!clk0 rst n) x0 <= 8'd0;
       else x0 <= i0;
    always_ff @(posedge clk1) // free running clock - sync reset
       if (clk1 reset) x1 <= 8'd0;
        else x1 <= i0;
    always_ff @(posedge clk0 or negedge clk0_rst_n) // sample with qualifier
       if (!clk0_rst_n) x2 <= 8'd0;
       else if (valid) x2 <= i0;
    always_ff @(posedge clk0 or negedge clk0_rst_n) // sample with non zero
reset value
       if (!clk0_rst_n) x3 <= {8{1'b1}};
       else if (valid) x3 <= i0;
```

```
56
```

```
always_ff @(posedge clk0 or negedge clk0_rst_n) // sample with additional
       if (!clk0 rst n) x4 <= 8'd0;
        else if (ext_reset) x4 <= 8'd0;</pre>
        else if (valid) x4 <= i0;
    always_ff @(posedge clk1)
        if (clk1 reset) t ctrl <= 8'd0;
        else if (valid) t__ctrl <= (s__ctrl | 8'h04);</pre>
    assign s__ready = t__ready;
    always_ff @(posedge clk1)
        if (clk1_reset) t__valid <= 1'd0;</pre>
        else if (~t__valid | ~s__ready) t__valid <= s__valid;</pre>
    always_ff @(posedge clk1)
        if (clk1_reset) t__data <= 32'd0;</pre>
        else if (s_valid & s_ready) t_data <= s_data;</pre>
endmodule // samples
```

Structs

- Basic strcuts
- Struct ports
- Assigning and sampling structs
- Changing a struct's field
- Casting similar structs
- Multi-hierarchy structs (axi)
- Strct control signals

DEFINING A STRUCT

P2V structs are native Python dictionaries.

A P2V struct has data fields and two optional control fields a valid (qualifier) and ready (back pressure). All data fields should be of the same direction either positive or negative. The control signals use reserved float values of 1.0 for valid and -1.0 for ready.

A P2V struct can contain a mixture of bidirectional signals (input and outputs) but those must be set as sub-hierarchies (nested dictionaries).

STRUCT EXAMPLE: AXI BUS

```
def axi_a(id_bits=4, addr_bits=32, burst_bits=2, len_bits=8, size_bits=3,
cache_bits=4, lock_bits=1, prot_bits=3):
    fields = {}
    fields["id"] = id bits
    fields["addr"] = addr_bits
    fields["burst"] = burst_bits
    fields["len"] = len_bits
    fields["size"] = size_bits
    fields["cache"] = cache bits
    fields["lock"] = lock_bits
    fields["prot"] = prot bits
    fields["valid"] = 1.0
    fields["ready"] = -1.0
    return fields
def axi_w(data_bits=512):
    fields = {}
    fields["data"] = data_bits
    fields["strb"] = data bits // 8
    fields["last"] = 1
    fields["valid"] = 1.0
```

```
fields["ready"] = -1.0
    return fields
def axi b(id bits=4, resp bits=2):
    fields = {}
    fields["id"] = -id bits
    fields["resp"] = -resp_bits
    fields["valid"] = -1.0
    fields["ready"] = 1.0
    return fields
def axi r(id bits=4, resp bits=2, data bits=512):
    fields = {}
    fields["data"] = -data bits
    fields["id"] = -id_bits
    fields["resp"] = -resp bits
    fields["last"] = -1
   fields["valid"] = -1.0
    fields["ready"] = 1.0
    return fields
def axi(id bits=4, addr bits=32, data bits=512, burst bits=2, len bits=8,
size_bits=3, cache_bits=4, lock_bits=1, prot_bits=3, resp_bits=2):
    fields = {}
    for x in ["w", "r"]:
        fields[f"a{x}"] = axi_a(id_bits=id_bits, addr_bits=addr_bits,
burst bits=burst bits, len bits=len bits, size bits=size bits,
cache bits=cache bits, lock bits=lock bits, prot bits=prot bits)
    fields["w"] = axi_w(data_bits=data_bits)
    fields["b"] = axi_b(id_bits=id_bits, resp_bits=resp_bits)
    fields["r"] = axi r(id bits=id bits, resp bits=resp bits,
data bits=data bits)
    return fields
```

The write bus is defined as positive field widths, so the read (and write response bus) bus is defined with negative fields widths.

Defining a struct with nested hierarchies gives freedom to later access the entire struct or a nested part. For example, we can define the entire AXI bus as an input or only the sub write bus.

```
from p2v import p2v, misc, clock, default_clk
import axi
from copy import deepcopy
# basic struct with 2 data fields
basic = {}
basic["a"] = 8
basic["b"] = 4
# inherit basic struct and add field
basic with c = deepcopy(basic)
basic_with_c["c"] = 2
class structs(p2v):
    def module(self, clk=default_clk, addr_bits=32, data_bits=512):
        self.set_param(clk, clock)
        self.set_param(addr_bits, int, addr bits > 0)
        self.set_param(data_bits, int, data_bits > 0 and misc.is_pow2(data_bits))
        self.set modname()
        axi_strct = axi.axi(addr_bits=addr_bits, data_bits=data_bits,
cache_bits=0, lock_bits=0, prot_bits=0)
        self.input(clk)
        # async assignment - full axi struct
        mstr0 = self.input(axi_strct) # axi input port
        slv0 = self.output(axi_strct) # axi output port
        self.assign(slv0, mstr0) # assign axi structs with change of write
address
        # async assignment - full axi struct with field change
        write addr = self.input(addr bits)
        mstr1 = self.input(axi_strct) # axi input port
        slv1 = self.output(axi_strct) # axi output port
        self.assign(slv1.aw.addr, write addr) # assign awaddr field
```

```
self.assign(slv1, mstr1) # assign axi structs with change of write
address
       self.allow unused(mstr1.aw.addr) # don't give lint error on unused master
       # async assignment - sub structs one by one
        for x in ["aw", "w", "b", "ar", "r"]:
           self.input(f"master2_{x}", axi_strct[x]) # partial axi input port
           self.output(f"slave2_{x}", axi_strct[x]) # partial axi output port
           self.assign(f"slave2 {x}", f"master2 {x}")
       # sync assignment - sub structs one by one
       for x in axi_strct: # same as ["aw", "w", "b", "ar", "r"]:
           self.input(f"master3_{x}", axi_strct[x]) # partial axi input port
            self.output(f"slave3_{x}", axi_strct[x]) # partial axi output port
           self.sample(clk, f"slave3_{x}", f"master3_{x}")
       # basic struct
       bi = self.input(basic)
       bo = self.output(basic)
       self.assign(bo, bi)
       # basic struct with additionla field c
       bci = self.input(basic with c)
       bco = self.output(basic with c)
        self.assign(bco, bci)
       # casting between basic and basic with c
       cast o = self.output(basic with c)
        self.assign(cast o, bi)
        self.assign(cast_o.c, "2'd2")
        return self.write()
```

```
module structs__clkclk_addr_bits32_data_bits512 (
 input logic clk,
 input logic rst_n,
 input logic [3:0] mstr0_awid,
 input logic [31:0] mstr0_awaddr,
 input logic [1:0] mstr0__awburst,
 input logic [7:0] mstr0_awlen,
 input logic [2:0] mstr0 awsize,
 input logic mstr0_awvalid,
 output logic mstr0__awready,
 input logic [3:0] mstr0_arid,
 input logic [31:0] mstr0__araddr,
 input logic [1:0] mstr0 arburst,
 input logic [7:0] mstr0__arlen,
 input logic [2:0] mstr0__arsize,
 input logic mstr0__arvalid,
 output logic mstr0__arready,
 input logic [511:0] mstr0 wdata,
 input logic [63:0] mstr0_wstrb,
 input logic mstr0_wlast,
 input logic mstr0_wvalid,
 output logic mstr0_wready,
 output logic [3:0] mstr0 bid,
 output logic [1:0] mstr0_bresp,
 input logic mstr0_bready,
 output logic mstr0_bvalid,
 output logic [511:0] mstr0__rdata,
 output logic [3:0] mstr0_rid,
 output logic [1:0] mstr0__rresp,
 output logic mstr0__rlast,
 input logic mstr0__rready,
 output logic mstr0__rvalid,
 output logic [3:0] slv0_awid,
 output logic [31:0] slv0__awaddr,
 output logic [1:0] slv0_awburst,
 output logic [7:0] slv0_awlen,
 output logic [2:0] slv0_awsize,
 output logic slv0_awvalid,
 input logic slv0__awready,
 output logic [3:0] slv0_arid,
 output logic [31:0] slv0_araddr,
 output logic [1:0] slv0_arburst,
 output logic [7:0] slv0 arlen,
```

```
output logic [2:0] slv0__arsize,
output logic slv0__arvalid,
input logic slv0__arready,
output logic [511:0] slv0 wdata,
output logic [63:0] slv0_wstrb,
output logic slv0_wlast,
output logic slv0 wvalid,
input logic slv0__wready,
input logic [3:0] slv0 bid,
input logic [1:0] slv0_bresp,
output logic slv0_bready,
input logic slv0 bvalid,
input logic [511:0] slv0__rdata,
input logic [3:0] slv0 rid,
input logic [1:0] slv0__rresp,
input logic slv0__rlast,
output logic slv0__rready,
input logic slv0__rvalid,
input logic [31:0] write addr,
input logic [3:0] mstr1__awid,
input logic [31:0] mstr1__awaddr,
input logic [1:0] mstr1__awburst,
input logic [7:0] mstr1__awlen,
input logic [2:0] mstr1 awsize,
input logic mstr1__awvalid,
output logic mstr1__awready,
input logic [3:0] mstr1__arid,
input logic [31:0] mstr1__araddr,
input logic [1:0] mstr1 arburst,
input logic [7:0] mstr1__arlen,
input logic [2:0] mstr1__arsize,
input logic mstr1__arvalid,
output logic mstr1__arready,
input logic [511:0] mstr1 wdata,
input logic [63:0] mstr1_wstrb,
input logic mstr1 wlast,
input logic mstr1 wvalid,
output logic mstr1__wready,
output logic [3:0] mstr1_bid,
output logic [1:0] mstr1__bresp,
input logic mstr1 bready,
output logic mstr1_bvalid,
output logic [511:0] mstr1__rdata,
output logic [3:0] mstr1__rid,
output logic [1:0] mstr1 rresp,
```

```
output logic mstr1__rlast,
input logic mstr1__rready,
output logic mstr1__rvalid,
output logic [3:0] slv1_awid,
output logic [31:0] slv1_awaddr,
output logic [1:0] slv1__awburst,
output logic [7:0] slv1_awlen,
output logic [2:0] slv1_awsize,
output logic slv1_awvalid,
input logic slv1__awready,
output logic [3:0] slv1_arid,
output logic [31:0] slv1 araddr,
output logic [1:0] slv1__arburst,
output logic [7:0] slv1 arlen,
output logic [2:0] slv1__arsize,
output logic slv1__arvalid,
input logic slv1__arready,
output logic [511:0] slv1_wdata,
output logic [63:0] slv1 wstrb,
output logic slv1__wlast,
output logic slv1__wvalid,
input logic slv1__wready,
input logic [3:0] slv1_bid,
input logic [1:0] slv1 bresp,
output logic slv1__bready,
input logic slv1__bvalid,
input logic [511:0] slv1__rdata,
input logic [3:0] slv1__rid,
input logic [1:0] slv1 rresp,
input logic slv1__rlast,
output logic slv1__rready,
input logic slv1__rvalid,
input logic [3:0] master2_aw__id,
input logic [31:0] master2 aw addr,
input logic [1:0] master2_aw__burst,
input logic [7:0] master2_aw__len,
input logic [2:0] master2_aw__size,
input logic master2_aw__valid,
output logic master2_aw__ready,
output logic [3:0] slave2_aw__id,
output logic [31:0] slave2_aw__addr,
output logic [1:0] slave2_aw__burst,
output logic [7:0] slave2_aw__len,
output logic [2:0] slave2_aw__size,
output logic slave2 aw valid,
```

```
input logic slave2 aw ready,
input logic [511:0] master2 w data,
input logic [63:0] master2_w__strb,
input logic master2 w last,
input logic master2_w__valid,
output logic master2_w__ready,
output logic [511:0] slave2 w data,
output logic [63:0] slave2_w__strb,
output logic slave2 w last,
output logic slave2_w__valid,
input logic slave2_w__ready,
output logic [3:0] master2 b id,
output logic [1:0] master2_b__resp,
input logic master2 b ready,
output logic master2_b__valid,
input logic [3:0] slave2_b__id,
input logic [1:0] slave2_b__resp,
output logic slave2_b__ready,
input logic slave2 b valid,
input logic [3:0] master2_ar__id,
input logic [31:0] master2_ar__addr,
input logic [1:0] master2_ar__burst,
input logic [7:0] master2_ar__len,
input logic [2:0] master2 ar size,
input logic master2_ar__valid,
output logic master2_ar__ready,
output logic [3:0] slave2_ar__id,
output logic [31:0] slave2_ar__addr,
output logic [1:0] slave2 ar burst,
output logic [7:0] slave2_ar__len,
output logic [2:0] slave2 ar size,
output logic slave2_ar__valid,
input logic slave2_ar__ready,
output logic [511:0] master2 r data,
output logic [3:0] master2_r__id,
output logic [1:0] master2 r resp,
output logic master2_r__last,
input logic master2_r__ready,
output logic master2_r__valid,
input logic [511:0] slave2_r__data,
input logic [3:0] slave2_r__id,
input logic [1:0] slave2_r__resp,
input logic slave2_r__last,
output logic slave2_r__ready,
input logic slave2 r valid,
```

```
input logic [3:0] master3_aw__id,
input logic [31:0] master3 aw addr,
input logic [1:0] master3_aw__burst,
input logic [7:0] master3 aw len,
input logic [2:0] master3_aw__size,
input logic master3_aw__valid,
output logic master3 aw ready,
output logic [3:0] slave3_aw__id,
output logic [31:0] slave3_aw__addr,
output logic [1:0] slave3_aw__burst,
output logic [7:0] slave3_aw__len,
output logic [2:0] slave3 aw size,
output logic slave3_aw__valid,
input logic slave3 aw ready,
input logic [3:0] master3_ar__id,
input logic [31:0] master3_ar__addr,
input logic [1:0] master3_ar__burst,
input logic [7:0] master3_ar__len,
input logic [2:0] master3 ar size,
input logic master3_ar__valid,
output logic master3 ar ready,
output logic [3:0] slave3_ar__id,
output logic [31:0] slave3_ar__addr,
output logic [1:0] slave3 ar burst,
output logic [7:0] slave3_ar__len,
output logic [2:0] slave3 ar size,
output logic slave3_ar__valid,
input logic slave3_ar__ready,
input logic [511:0] master3 w data,
input logic [63:0] master3_w__strb,
input logic master3 w last,
input logic master3_w__valid,
output logic master3_w__ready,
output logic [511:0] slave3 w data,
output logic [63:0] slave3_w__strb,
output logic slave3 w last,
output logic slave3_w__valid,
input logic slave3_w__ready,
output logic [3:0] master3_b__id,
output logic [1:0] master3_b__resp,
input logic master3 b ready,
output logic master3_b__valid,
input logic [3:0] slave3_b__id,
input logic [1:0] slave3_b__resp,
output logic slave3 b ready,
```

```
input logic slave3 b valid,
    output logic [511:0] master3 r data,
    output logic [3:0] master3_r__id,
    output logic [1:0] master3 r resp,
    output logic master3_r__last,
    input logic master3_r__ready,
    output logic master3 r valid,
    input logic [511:0] slave3_r__data,
    input logic [3:0] slave3 r id,
    input logic [1:0] slave3_r__resp,
    input logic slave3_r__last,
    output logic slave3_r__ready,
    input logic slave3_r__valid,
    input logic [7:0] bi a,
    input logic [3:0] bi_b,
   output logic [7:0] bo_a,
    output logic [3:0] bo_b,
    input logic [7:0] bci__a,
    input logic [3:0] bci b,
    input logic [1:0] bci__c,
   output logic [7:0] bco_a,
   output logic [3:0] bco_b,
   output logic [1:0] bco__c,
   output logic [7:0] cast o a,
    output logic [3:0] cast_o_b,
   output logic [1:0] cast_o__c
);
    // structs module parameters:
   // * clk = clk arst() (p2v clock) # None
    assign slv0 awid = mstr0 awid;
    assign slv0 awaddr = mstr0 awaddr;
    assign slv0 awburst = mstr0 awburst;
   assign slv0__awlen = mstr0__awlen;
    assign slv0 awsize = mstr0 awsize;
    assign slv0 awvalid = mstr0 awvalid;
   assign mstr0__awready = slv0__awready;
    assign slv0 arid = mstr0 arid;
    assign slv0__araddr = mstr0__araddr;
    assign slv0 arburst = mstr0 arburst;
    assign slv0 arlen = mstr0 arlen;
```

```
assign slv0 arsize = mstr0 arsize;
assign slv0_arvalid = mstr0 arvalid;
assign mstr0__arready = slv0__arready;
assign slv0 wdata = mstr0 wdata;
assign slv0__wstrb = mstr0__wstrb;
assign slv0 wlast = mstr0 wlast;
assign slv0 wvalid = mstr0 wvalid;
assign mstr0__wready = slv0__wready;
assign mstr0 bid = slv0 bid;
assign mstr0_bresp = slv0_bresp;
assign slv0 bready = mstr0 bready;
assign mstr0 bvalid = slv0 bvalid;
assign mstr0__rdata = slv0__rdata;
assign mstr0 rid = slv0 rid;
assign mstr0__rresp = slv0__rresp;
assign mstr0 rlast = slv0 rlast;
assign slv0 rready = mstr0 rready;
assign mstr0 rvalid = slv0 rvalid;
assign slv1 awaddr = write addr; // assign awaddr field
assign slv1_awid = mstr1_awid;
assign slv1 awburst = mstr1 awburst;
assign slv1 awlen = mstr1 awlen;
assign slv1_awsize = mstr1_awsize;
assign slv1 awvalid = mstr1 awvalid;
assign mstr1 awready = slv1 awready;
assign slv1__arid = mstr1__arid;
assign slv1 araddr = mstr1 araddr;
assign slv1 arburst = mstr1 arburst;
assign slv1 arlen = mstr1 arlen;
assign slv1 arsize = mstr1 arsize;
assign slv1 arvalid = mstr1 arvalid;
assign mstr1 arready = slv1 arready;
assign slv1__wdata = mstr1__wdata;
assign slv1 wstrb = mstr1 wstrb;
assign slv1 wlast = mstr1 wlast;
assign slv1 wvalid = mstr1 wvalid;
assign mstr1__wready = slv1__wready;
assign mstr1 bid = slv1 bid;
assign mstr1 bresp = slv1 bresp;
assign slv1_bready = mstr1_bready;
assign mstr1 bvalid = slv1 bvalid;
assign mstr1__rdata = slv1__rdata;
assign mstr1 rid = slv1 rid;
```

```
assign mstr1 rresp = slv1 rresp;
assign mstr1__rlast = slv1__rlast;
assign slv1__rready = mstr1__rready;
assign mstr1 rvalid = slv1 rvalid;
assign slave2_aw__id = master2_aw__id;
assign slave2 aw addr = master2 aw addr;
assign slave2 aw burst = master2 aw burst;
assign slave2_aw__len = master2_aw__len;
assign slave2 aw size = master2 aw size;
assign slave2 aw valid = master2 aw valid;
assign master2 aw ready = slave2 aw ready;
assign slave2 w data = master2 w data;
assign slave2 w strb = master2 w strb;
assign slave2_w__last = master2_w__last;
assign slave2_w__valid = master2_w__valid;
assign master2_w__ready = slave2_w__ready;
assign master2 b id = slave2 b id;
assign master2_b__resp = slave2_b__resp;
assign slave2_b__ready = master2_b__ready;
assign master2 b valid = slave2 b valid;
assign slave2_ar__id = master2_ar__id;
assign slave2 ar addr = master2 ar addr;
assign slave2 ar burst = master2 ar burst;
assign slave2 ar len = master2 ar len;
assign slave2_ar__size = master2_ar__size;
assign slave2_ar__valid = master2_ar__valid;
assign master2_ar__ready = slave2_ar__ready;
assign master2_r__data = slave2_r__data;
assign master2_r__id = slave2_r__id;
assign master2 r resp = slave2 r resp;
assign master2_r__last = slave2_r__last;
assign slave2_r__ready = master2_r__ready;
assign master2 r valid = slave2 r valid;
assign master3_aw__ready = slave3_aw__ready;
```

```
always ff @(posedge clk or negedge rst n)
       if (!rst_n) slave3 aw valid <= 1'd0;</pre>
       else if (~slave3 aw valid | ~master3 aw ready) slave3 aw valid <=
master3 aw valid;
   always ff @(posedge clk or negedge rst n)
       if (!rst n) slave3 aw id <= 4'd0;
       else if (master3 aw valid & master3 aw ready) slave3 aw id <=
master3 aw id;
    always ff @(posedge clk or negedge rst n)
       if (!rst n) slave3 aw addr <= 32'd0;</pre>
       else if (master3 aw valid & master3 aw ready) slave3 aw addr <=
master3_aw__addr;
    always ff @(posedge clk or negedge rst n)
       if (!rst n) slave3 aw burst <= 2'd0;
       else if (master3_aw__valid & master3_aw__ready) slave3_aw__burst <=
master3_aw__burst;
    always ff @(posedge clk or negedge rst n)
       if (!rst n) slave3 aw len <= 8'd0;
       else if (master3 aw valid & master3 aw ready) slave3 aw len <=
master3_aw__len;
   always ff @(posedge clk or negedge rst n)
       if (!rst n) slave3 aw size <= 3'd0;
       else if (master3 aw valid & master3 aw ready) slave3 aw size <=
master3_aw__size;
   assign master3_ar__ready = slave3_ar__ready;
    always ff @(posedge clk or negedge rst n)
       if (!rst_n) slave3_ar__valid <= 1'd0;</pre>
       else if (~slave3_ar__valid | ~master3_ar__ready) slave3_ar__valid <=
master3 ar valid;
   always ff @(posedge clk or negedge rst n)
       if (!rst n) slave3 ar id <= 4'd0;
```

```
else if (master3 ar valid & master3 ar ready) slave3 ar id <=</pre>
master3 ar id;
    always ff @(posedge clk or negedge rst n)
        if (!rst_n) slave3 ar addr <= 32'd0;</pre>
        else if (master3 ar valid & master3 ar ready) slave3 ar addr <=
master3 ar addr;
    always ff @(posedge clk or negedge rst n)
        if (!rst n) slave3 ar burst <= 2'd0;</pre>
        else if (master3 ar valid & master3 ar ready) slave3 ar burst <=
master3 ar burst;
    always ff @(posedge clk or negedge rst n)
        if (!rst_n) slave3_ar__len <= 8'd0;</pre>
        else if (master3 ar valid & master3 ar ready) slave3 ar len <=
master3 ar len;
    always ff @(posedge clk or negedge rst n)
        if (!rst_n) slave3 ar size <= 3'd0;</pre>
        else if (master3 ar valid & master3 ar ready) slave3 ar size <=</pre>
master3 ar size;
    assign master3 w ready = slave3 w ready;
    always ff @(posedge clk or negedge rst n)
        if (!rst n) slave3 w valid <= 1'd0;</pre>
        else if (~slave3 w valid | ~master3 w ready) slave3 w valid <=
master3 w valid;
    always_ff @(posedge clk or negedge rst n)
        if (!rst_n) slave3_w__data <= 512'd0;</pre>
        else if (master3 w valid & master3 w ready) slave3 w data <=
master3_w__data;
    always_ff @(posedge clk or negedge rst n)
        if (!rst_n) slave3_w__strb <= 64'd0;</pre>
        else if (master3 w valid & master3 w ready) slave3 w strb <=
master3_w__strb;
    always ff @(posedge clk or negedge rst n)
        if (!rst n) slave3 w last <= 1'd0;
```

```
else if (master3 w valid & master3 w ready) slave3 w last <=</pre>
master3 w last;
    assign master3 b valid = slave3 b valid;
    always ff @(posedge clk or negedge rst n)
        if (!rst n) slave3 b ready <= 1'd0;</pre>
        else if (~slave3 b ready | ~master3 b valid) slave3 b ready <=
master3 b ready;
    always_ff @(posedge clk or negedge rst n)
        if (!rst_n) master3_b__id <= 4'd0;</pre>
        else if (master3 b ready & master3 b valid) master3 b id <=
slave3 b id;
    always_ff @(posedge clk or negedge rst n)
        if (!rst_n) master3_b__resp <= 2'd0;</pre>
        else if (master3 b ready & master3 b valid) master3 b resp <=
slave3 b resp;
    assign master3 r valid = slave3 r valid;
    always_ff @(posedge clk or negedge rst_n)
        if (!rst n) slave3 r ready <= 1'd0;</pre>
        else if (~slave3 r ready | ~master3 r valid) slave3 r ready <=
master3 r ready;
    always ff @(posedge clk or negedge rst n)
       if (!rst_n) master3_r__data <= 512'd0;</pre>
        else if (master3 r ready & master3 r valid) master3 r data <=
slave3 r data;
    always ff @(posedge clk or negedge rst n)
       if (!rst n) master3 r id <= 4'd0;</pre>
       else if (master3 r ready & master3 r valid) master3 r id <=
slave3 r id;
    always ff @(posedge clk or negedge rst n)
     if (!rst_n) master3_r__resp <= 2'd0;</pre>
```

```
72
```

```
else if (master3_r__ready & master3_r__valid) master3_r__resp <=</pre>
slave3_r__resp;
    always ff @(posedge clk or negedge rst n)
       if (!rst_n) master3_r__last <= 1'd0;</pre>
        else if (master3_r__ready & master3_r__valid) master3_r__last <=</pre>
slave3 r last;
   assign bo a = bi a;
   assign bo_b = bi_b;
   assign bco__a = bci__a;
   assign bco_b = bci_b;
    assign bco__c = bci__c;
   assign cast_o_a = bi_a;
    assign cast_o_b = bi_b;
    assign cast_o__c = 2'd2;
endmodule // structs__clkclk_addr_bits32_data_bits512
```

FUNCTION DESCRIPTION

P2V class functions

```
allow_undriven(self, name)
      Set module signal as driven.
      Args:
          name([clock, list, str]): name/s for signals to set undriven
      Returns:
          None
  allow_unused(self, name)
      Set module signal/s as used.
      Args:
          name([clock, list, str]): name/s for signals to set used
      Returns:
          None
 assert_always(self, clk, condition, message, params=None, name=None,
fatal=True, property_type='assert')
      Assertion on Verilog signals with clock (ignores condition during async
reset if present).
      Args:
          clk([clock, str]): triggering clock or trigerring event
          condition(str): Error occurs when condition is True
          message(str): Error message
          params([str, list]): parameters for Verilog % format string
          name([None, str]): Explicit assertion name
          fatal(bool): stop on error
          property(str): assert or assume
      Returns:
          NA
 assert_never(self, clk, condition, message, params=None, name=None, fatal=True,
property_type='assert')
      Assertion on Verilog signals with clock (ignores condition during async
reset if present).
```

```
Args:
        clk([clock, str]): triggering clock or trigerring event
       condition(str): Error occurs when condition is True
       message(str): Error message
       params([str, list]): parameters for Verilog % format string
       name([None, str]): Explicit assertion name
       fatal(bool): stop on error
       property(str): assert or assume
   Returns:
assert static(self, condition, message, warning=False, fatal=True)
   Assertion on Python varibales.
   Args:
        condition(bool): Error occurs when condition is False
       message(str): Error message
       warning(bool): issue warning instead of error
       fatal(bool): stop on error
   Returns:
       success
assign(self, tgt, src, keyword='assign')
   Signal assignment.
   Args:
       tgt([clock, str, dict]): target signal
        src([clock, int, str, dict]): source Verilog expression
       keyword(str): prefix to assignment
   Returns:
       None
check_always(self, condition, message, params=None, fatal=True)
   Assertion on Verilog signals with no clock.
   Args:
        condition(str): Error occurs when condition is False
       message(str): Error message
       params([str, list]): parameters for Verilog % format string
       fatal(bool): stop on error
```

```
Returns:
         Verilog assertion string
 check_never(self, condition, message, params=None, fatal=True)
     Assertion on Verilog signals with no clock.
     Args:
          condition(str): Error occurs when condition is True
         message(str): Error message
         params([str, list]): parameters for Verilog % format string
         fatal(bool): stop on error
     Returns:
         Verilog assertion string
 enum(self, names)
     Declare an enumerated type.
     Args:
         names([list, dict]): enum names
     Returns:
         The enum dictionary
 gen_rand_args(self, override=None)
     Generate random module parameters and register in csv file.
     Args:
         override(dict): explicitly set these parameters overriding random
values
     Returns:
         random arguments (dict)
 get_fields(self, strct, attrib='name', fields=None)
     Get struct fields.
     Args:
          strct(dict): p2v struct
         attrib(str): field attribute to extract
         fields(list): list of specific fields to extract
     Returns:
         list of field names (or other attribute)
```

```
inout(self, name='')
      Create an inout port.
     Args:
          name(str): port name
      Returns:
          None
  input(self, name='', bits=1)
      Create an input port.
      Args:
          name([str, list, clock]): port name
          bits([clock, int, float, dict, tuple]): clock is used for p2v clock.
                                           int is used fot number of bits.
                                           float is used to mark struct control
signals.
                                           list is used to prevent a scalar
signal (input x[0:0]; instead of input x;).
                                           tuple is used for multi-dimentional
Verilog arrays.
                                           dict is used as a struct.
      Returns:
          p2v struct if type is struct otherwise None
 line(self, line='', remark=None)
      Insert Verilog code directly into module without parsing.
     Args:
          line(str): Verilog code (can be multiple lines)
          remark([None, str]): optional remark added at end of line
      Returns:
          None
  logic(self, name='', bits=1, assign=None, initial=None)
      Declare a Verilog signal.
     Args:
          name([clock, list, str]): signal name
          bits([clock, int, float, dict, tuple]): clock is used for p2v clock.
                                          int is used fot number of bits.
```

```
float is used to mark struct control
signals.
                                           list is used to prevent a scalar
signal (input x[0:0]; instead of input x;).
                                           tuple is used for multi-dimentional
Verilog arrays.
                                           dict is used as a struct.
          assign([int, str, dict, None]): assignment value to signal using an
assign statement
          initial([int, str, dict, None]): assignment value to signal using an
initial statement
      Returns:
          p2v struct if type is struct otherwise None
  output(self, name='', bits=1)
      Create an output port.
      Args:
          name([str, list, clock]): port name
          bits([clock, int, float, dict, tuple]): clock is used for p2v clock.
                                           int is used fot number of bits.
                                           float is used to mark struct control
signals.
                                           list is used to prevent a scalar
signal (input x[0:0]; instead of input x;).
                                           tuple is used for multi-dimentional
Verilog arrays.
                                           dict is used as a struct.
      Returns:
          p2v struct if type is struct otherwise None
  parameter(self, name, val, local=False)
      Declare a Verilog parameter.
      Args:
          name([str, clock]): parameter name
          val([int, str]): parameter value
          local(book): local parameter (localparam)
      Returns:
          None
  remark(self, comment)
```

```
Insert a Verilog remark.
      Args:
          comment([str, dict, list]): string comment or one comment like per
dictionary pair
      Returns:
          None
  sample(self, clk, tgt, src, valid=None, reset=None, reset_val=0, bits=None,
bypass=False)
      Sample signal using FFs.
      Args:
          clk(clock): p2v clock (including optional reset/s)
          tgt(str): target signal
          src(str): source signal
          valid([str, None]): qualifier signal
          reset([str, None]): sync reset
          reset val([int, str]): reset values
          bits([int, None]): explicitly specify number of bits
          bypass(bool): replace ff with async assignment
      Returns:
          None
  set modname(self, modname=None, suffix=True)
      Sets module name.
      Args:
          modname([None, str]): explicitly set module name
          suffix(bool): automatically suffix module name with parameter values
      Returns:
          True if module was already created False if not
 set_param(self, var, kind, condition=None, suffix='', default=None,
remark=None)
      Declare module parameter and set assertions.
      Args:
          var: module parameter
          kind([type, list of type]): type of var
          condition([None, bool]): parameter constraints
          suffix([None, str]): explicitly define parameter suffix
```

```
default: if value matches default the parameter will not affect module
name
          remark: legacy parameter - use Python remarks instead
      Returns:
          None
  verilog_module(self, modname, params=None)
      Instantiate Verilog module (pre-existing source file).
      Args:
          modname(str): Verilog module name
          params(dict): Verilog module parameters
      Returns:
          success
  write(self, lint=True)
      Write the Verilog file.
      Args:
          lint(bool): don't run lint on this module
      Returns:
          p2v_connects struct with connectivity information
```

P2V misc class functions

```
bit(name, idx)
        Extract a single bit from a Verilog bus.
        Args:
            name(str): signal name
            idx([int, str]): bit location (can also be a Verilog signal for multi
dimention arrays)
        Returns:
            Verilog code
    bits(name, bits, start=0)
        Extract a partial range from a Verilog bus.
        Args:
            name(str): signal name
            bits(int): number of bits to extract
            start(int): lsb
        Returns:
            Verilog code
    ceil(n)
        Round to ceil.
        Args:
            n([int, float]): input value
        Returns:
    concat(vals, sep=None, nl_every=None)
        Converts a Python list into Verilog concatenation or join list of signals
with operator.
        Args:
            vals(list): list of signals
            sep([None, str]): if None will perform Verilog concatenation else
will perfrom join on sep
            nl_every([None, int]): insert new line every number of items
```

```
Returns:
            Verilog code
    cond(condition, true var, false var='')
        Converts a Python list into Verilog concatenation or join list of signals
with operator.
        Args:
            condition(bool): condition
            true var: variable for True condition
            false_var: variable for False condition
        Returns:
            Selected input parameter
    dec(num, bits=1)
        Represent integer in Verilog decimal representation.
        Args:
            num(int): input value
            bits(int): number of bits for value
        Returns:
            Verilog code
    hex(num, bits=None, add sep=4, prefix="'h")
        Represent integer in Verilog hexademical representation.
        Args:
            num(int): input value
            bits([None, int]): number of bits for value
            add_sep(int): add underscore every few characters for easier reading
of large numbers
            prefix([None, str]): hexadecimal annotation
        Returns:
            Verilog code
    invert(var, not_op='~')
        Verilog not expression, removed previous not if present.
        Args:
            var(str): Verilog expression
            not_op(str): not operand
```

```
Returns:
        Verilog code
is_hotone(var, bits, allow_zero=False)
    Check if a Verilog expression is hot one.
   Args:
        var(str): Verilog expression
        bits(int): number of bits of expression
        allow_zero(bool): allow expression to be zero or hot one
   Returns:
       Verilog code
is_pow2(n)
   Returns True of number is power to 2.
   Args:
        n(int): input value
    Returns:
        bool
log2(n)
   Log2 of number.
   Args:
        n(int): input value
   Returns:
pad(left, name, right=0, val=0)
   Verilog padding for lint and for shift left.
   Args:
        left(int): msb padding bits
        name(str): signal name
        right(int): lsb padding bits
        val(int): value for padding
    Returns:
        Verilog code
roundup(num, round_to)
```

```
Round number to the closest dividing number.

Args:

num(int): input value

round_to(int): returned values must divide by this value

Returns:

rounded integer
```

P2V th class functions

```
dump(self, filename='dump.fst')
    Create an fst dump file.
    Args:
        filename(str): dump file name
    Returns:
        None
fifo(self, name, bits=1)
    Create SystemVerilog behavioral fifo (queue).
    Args:
        name(str): name of signal
        bits(int): width of fifo
    Returns:
        None
gen_busy(self, clk, name, max_duration=100, max_delay=100, inverse=False)
    Generate random behavior on signal, starts low.
    Args:
        clk(clock): p2v clock
        name(str): signal name
        max_duration(int): maximum number of clock cycles for signal to be high
        max_delay(int): maximum number of clock cycles for signal to be low
    Returns:
        None
gen_clk(self, clk, cycle=10, reset_cycles=20, pre_reset_cycles=5)
    Generate clock and async reset if it exists.
    Args:
        clk(clock): p2v clock
        cycle(int): clock cycle
        reset_cycles(int): number of clock cycles before releasing reset
        pre_reset_cycles(int): number of clock cycles before issuing reset
    Returns:
```

```
None
gen_en(self, clk, name, max_duration=100, max_delay=100)
    Generate random behavior on signal, starts high.
    Args:
        clk(clock): p2v clock
        name(str): signal name
        max_duration(int): maximum number of clock cycles for signal to be low
        max_delay(int): maximum number of clock cycles for signal to be high
    Returns:
        None
rand_bool(self)
    Random bool with 50% chance.
   Args:
    Returns:
        bool
rand_chance(self, chance)
    Random bool with chance.
   Args:
        chance(int): chance for True
    Returns:
        bool
rand_hex(self, bits)
    Random hex value with set width.
    Args:
        bits(int): bits of hex value
    Returns:
        Verilog hex number
rand_int(self, a, b=None)
    Random integer value.
    Args:
```

```
a(int): min val (if b is None a is in range [0, a])
        b([None, int]: max val
   Returns:
rand list(self, 1)
    Random item from list.
   Args:
       1(list): list of items to pick one from
   Returns:
       random item from list
register_test(self, args=None)
   Register random module parameters to csv file.
   Args:
        args([None, dict]): argument dictionary to be written
   Returns:
       None
set_timeout(self, clk, timeout=100000)
   Generate random behavior on signal, starts high.
   Args:
        clk(clock): p2v clock
        timeout(int): number of cycles before test is ended on timeout error
   Returns:
       None
test_fail(self, condition=None, message=None, params=[])
    Finish test with error if condition is met.
   Args:
        condition([None, str]): condition for finishing test, None is
unconditional
        message([None, str]): completion message
        params([str, list]): parameters for Verilog % format string
   Returns:
       None
```

```
test_finish(self, condition, pass_message=None, fail_message=None, params=[])
    Finish test if condition is met.
    Args:
        condition([None, str]): condition for finishing test, None is
unconditional
        pass_message([None, str]): good completion message
        fail_message([None, str]): bad completion message
        params([str, list]): parameters for Verilog % format string
    Returns:
        None
test_pass(self, condition=None, message=None, params=[])
    Finish test successfully if condition is met.
    Args:
        condition([None, str]): condition for finishing test, None is
unconditional
        message([None, str]): completion message
        params ([str, list]): parameters for Verilog % format string
    Returns:
        None
```

Getting module parameters

Any p2v module will print out its top-level parameters but using the -help argument

```
python3 tutorial/syntax/params.py -help
params module parameters:
  * clk = clk_arst() (p2v_clock) # p2v clock
  * bits = 8 (int) # integer parameter
  * name = "foo" (str) # string parameter
  * sample = False (bool) # bool parameter - no constraint
  * d = {} (dict) # dictionary parameter - complex parameter does not create
suffix automatcically
  * depth = 128 (int) # integer parameter - does not affect module name
```

OUTPUT DIRECTORY

-outdir: Sets the name of the output directory.

-rm_outdir / --rm_outdir: By default, the output directory is erased and recreated every run, these flags enable running on a pre-existing directory.

LOG

88

-log: Set severity level of logger, by default it is set to DEBUG.

SEARCH PATH

-l: Add directories for source files, Python or Verilog.

-lm: Add multiple directories under a certain path using wildcard

Example: -I path0/dir0 -I path0/dir1 -Im path/*

FILE GENERATION

-prefix: Add a prefix to all Veilrog files and module names.

-indent / --indent: Suppress Verilog file indentation.

-header: Provide copyright header for Verilog files.

MODULE GENERATION

-params: pass top level module parameters or csv file with parameters per line.

Example for top module parameters: -params '{"num":2,"bits":32,"sample":True}'

BUILD OPERATIONS

-stop_on: Set error level that stops build, default is CRITICAL.

-seed: Seed for Python and Verilog random generation. 0 generates a random seed.

-gen_num: Build multiple random permutations of top module.

VERILOG OPERATIONS

-lint / --lint: Suppress Verilog linting.

-sim/ --sim: Run Verilog simulation.

-sim_args: pass parameters to top level rtl in simulation (-params will pass parameters to test bench)

SHOW TOP LEVEL PARAMETERS

-help: Show top level parameters of module

Example: python3 g_mux.py -help

89