

# SERIAL COMMUNICATION USING ATMEGA

(Basic)




# DIGITAL COMMUNICATION

Serial Transfer



Example: USB, Bluetooth, ...

Parallel Transfer



Example: Printer, HDD, ...

Computers transfer data in two ways: **parallel** and **serial**.

- **Parallel:** Several data bits are transferred simultaneously, e.g. printers and hard disks.
- **Serial:** A single data bit is transferred at one time, e.g. bluetooth and USB.



# WHY SERIAL COMMUNICATION ???


- longer distances
- easier to  
synchronize
- fewer IO pins
- lower cost

# SERIAL VS. PARALLEL

Parameter	Serial Mode	Parallel Mode
Reliability	✓ Reliable	✗ Unreliable
Speed	✗ Slow	✓ Fast
Power	✓ Low	✗ High
Cost	✓ Low	✗ High
Complexity	✗ High	✓ Low
Range	✓ Long	✗ Short



# Serial Communication (System Structure)




# Serial Communication (Types)


- There are two basic types of serial communications
  - **Synchronous**
    - Sender and receiver share a common clock
    - Transfers a block of data at a time
    - Example: SPI
  - **Asynchronous**
    - Sender and receiver agree on a common data transmission speed
    - Transfers a single byte at a time
    - Much slower than synchronous
    - Example: UART



# Synchronous Transmission



# Asynchronous Transmission






# Communication System Types


Simplex



Half Duplex



Full Duplex



# Terminologies (for Serial Communication)

- Parity bit
  - A single bit that is sent together with data bits to make the total number of 1's even (for even parity) or odd (for odd parity)
  - used for error checking.
- Start bit
  - to indicate the start of a character. Its typical value is 0.
- Stop bit
  - to indicate the end of a character. Its typical value is 1
- Baud rate
  - the number of bits sent per second (bps)




# SERIAL COMMUNICATIONS IN ATMEGA32

- ATmega32 provides three subsystems for serial communications
  - Universal Synchronous & Asynchronous Serial Receiver & Transmitter (USART)
  - Serial Peripheral Interface (SPI)
  - Two-wire Serial Interface (TWI)



**JPG Color Camera:** Uses UART to communicate



**Accelerometers:** Communication through SPI or TWI

# Universal Synchronous & Asynchronous Serial Receiver & Transmitter (USART)

## Characteristics:

- Supports full-duplex mode between a receiver and transmitter
- Typically used in asynchronous communication.
  - Called **UART**
  - We focus on UART only!!
- Start bit and stop bit are used for each byte of data



# Serial Peripheral Interface (SPI)

## **Characteristics:**

- The receiver and transmitter share a common clock line.
- Supports higher data rates.
- The transmitter is designated as the master, the receiver as the slave.



# Two-wire Serial Interface (TWI)

## Characteristics:

- Network several devices such as microcontrollers and display boards, using a two-wire bus.
- Up to 128 devices are supported.
- Each device has a unique address and can exchange data with other devices in a small network.



# Universal Synchronous & Asynchronous Serial Receiver & Transmitter (USART) (Intermediate)





# USART IN ATMEGA32

- baud rates from 960bps up to 57.6kbps
- character size: 5 to 9 bits
- 1 start bit
- 1 or 2 stop bits
- parity bit (optional: even or odd parity)



# RELEVANT PINS


## PDIP

(XCK/T0) PB0	<input type="checkbox"/>	1	40	<input type="checkbox"/>	PA0 (ADC0)
(T1) PB1	<input type="checkbox"/>	2	39	<input type="checkbox"/>	PA1 (ADC1)
(INT2/AIN0) PB2	<input type="checkbox"/>	3	38	<input type="checkbox"/>	PA2 (ADC2)
(OC0/AIN1) PB3	<input type="checkbox"/>	4	37	<input type="checkbox"/>	PA3 (ADC3)
( $\overline{SS}$ ) PB4	<input type="checkbox"/>	5	36	<input type="checkbox"/>	PA4 (ADC4)
(MOSI) PB5	<input type="checkbox"/>	6	35	<input type="checkbox"/>	PA5 (ADC5)
(MISO) PB6	<input type="checkbox"/>	7	34	<input type="checkbox"/>	PA6 (ADC6)
(SCK) PB7	<input type="checkbox"/>	8	33	<input type="checkbox"/>	PA7 (ADC7)
$\overline{RESET}$	<input type="checkbox"/>	9	32	<input type="checkbox"/>	AREF
VCC	<input type="checkbox"/>	10	31	<input type="checkbox"/>	GND
GND	<input type="checkbox"/>	11	30	<input type="checkbox"/>	AVCC
XTAL2	<input type="checkbox"/>	12	29	<input type="checkbox"/>	PC7 (TOSC2)
XTAL1	<input type="checkbox"/>	13	28	<input type="checkbox"/>	PC6 (TOSC1)
(RXD) PD0	<input type="checkbox"/>	14	27	<input type="checkbox"/>	PC5 (TDI)
(TXD) PD1	<input type="checkbox"/>	15	26	<input type="checkbox"/>	PC4 (TDO)
(INT0) PD2	<input type="checkbox"/>	16	25	<input type="checkbox"/>	PC3 (TMS)
(INT1) PD3	<input type="checkbox"/>	17	24	<input type="checkbox"/>	PC2 (TCK)
(OC1B) PD4	<input type="checkbox"/>	18	23	<input type="checkbox"/>	PC1 (SDA)
(OC1A) PD5	<input type="checkbox"/>	19	22	<input type="checkbox"/>	PC0 (SCL)
(ICP1) PD6	<input type="checkbox"/>	20	21	<input type="checkbox"/>	PD7 (OC2)

- RXD
  - To receive
- TXD
  - To transmit



# USART – Architecture



# HARDWARE ELEMENTS

- USART Clock Generator
  - to provide clock source
  - to set baud rate using UBRR register
- USART Transmitter:
  - to send a character through TxD pin
  - to handle start/stop bit framing, parity bit, shift register.
- USART Receiver:
  - to receive a character through RxD pin
  - to perform the reverse operation of the transmitter
- USART Registers:
  - to configure, control and monitor the serial USART



# USART – Registers

- USART Baud Rate Registers

- UBRRH and UBRRL

- USART Control and Status Registers

- UCSRA

- UCSRB

- UCSRC

- USART Data Registers


- UDR

- Understanding these registers is essential in using the serial port. Therefore, we'll study these registers in depth.



# USART BAUD RATE REGISTERS

- Two 8-bit registers together define the baud rate.




$$UBRR = \frac{\text{system clock frequency (Hz)}}{16 \times \text{baud rate}} - 1$$


- Example:** Find UBRR registers for baud rate of 1200bps, assuming system clock is 1MHz.
  - UBRR =  $1000000 / (16 \times 1200) - 1 = 51_{10} = 0033_H$ .
  - Therefore, UBRRH =  $00_H$  and UBRRL =  $33_H$ .
  - C code:** `UBRRH = 0x00; UBRRL = 0x33;`



# USART CONTROL AND STATUS REGISTER A: UCSRA




# USART CONTROL AND STATUS REGISTER B: UCSRB






# USART CONTROL AND STATUS REGISTER C: UCSRC



# SETTING CHARACTER SIZE

- Character size (5, 6, 7, 8, 9) is determined by three bits
  - ☐ bit UCSZ2 (in register UCSRB),
  - ☐ bit UCSZ1 and bit UCSZ0 (in register UCSRC).

- Example: For a character size of 8 bits, we set  
UCSZ2 = 0, UCSZ1 = 1, and UCSZ0 = 1.



UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit



# USART DATA REGISTER

- Register UDR is the buffer for characters sent or received through the serial port.

- To start sending a character, we write it to UDR:



```
unsigned char data;  
data = 'a';  
UDR = data;           // start sending character
```

- To process a received character, we read it from UDR:

```
unsigned char data;  
data = UDR;           // this will clear UDR
```



# CONNECTIONS FOR UART



PDIP			
(XCK/T0) PB0	1	40	PA0 (ADC0)
(T1) PB1	2	39	PA1 (ADC1)
(INT2/AIN0) PB2	3	38	PA2 (ADC2)
(OC0/AIN1) PB3	4	37	PA3 (ADC3)
(SS) PB4	5	36	PA4 (ADC4)
(MOSI) PB5	6	35	PA5 (ADC5)
(MISO) PB6	7	34	PA6 (ADC6)
(SCK) PB7	8	33	PA7 (ADC7)
RESET	9	32	AREF
VCC	10	31	GND
GND	11	30	AVCC
XTAL2	12	29	PC7 (TOSC2)
XTAL1	13	28	PC6 (TOSC1)
(RXD) PD0	14	27	PC5 (TDI)
(TXD) PD1	15	26	PC4 (TDO)
(INT0) PD2	16	25	PC3 (TMS)
(INT1) PD3	17	24	PC2 (TCK)
(OC1B) PD4	18	23	PC1 (SDA)
(OC1A) PD5	19	22	PC0 (SCL)
(ICP1) PD6	20	21	PD7 (OC2)





# **SERIAL PERIPHERAL INTERFACE (SPI)**



# SPI: SERIAL PERIPHERAL INTERFACE

- Serial
  - Because it works on serial mode of transfer
  - It is also synchronous and full duplex
- Peripheral Interface
  - Bus interface
  - It has the capability of communicate with many nodes
- Advantages
  - Less power consumption
  - Higher speed
  - Easy to understand



# SPI


- The sender and receiver follows a master-slave relationship
- There may be multiple nodes in the network
- One node is master, the rest are slaves
- The transmission is always initiated by the master
  - Every transmission is both a send and a receive on both sides
- The slaves can communicate only with the master
- How do master selects the slave??
  - Using Chipselect pin





# CONNECTIONS FOR SPI

- CLK
  - Generated by Master, used by both
- MOSI is Master Out Slave In:
  - Data sent by Master to Slave
- MISO is Master In Slave Out:
  - Data sent by Slave to Master
- $\overline{SS}$  is slave select:
  - Slave communicates with Master only if this pin's value is set as LOW





# RELEVANT PINS


**PDIP**

(XCK/T0) PB0	1	40	PA0 (ADC0)
(T1) PB1	2	39	PA1 (ADC1)
(INT2/AIN0) PB2	3	38	PA2 (ADC2)
(OC0/AIN1) PB3	4	37	PA3 (ADC3)
(SS) PB4	5	36	PA4 (ADC4)
(MOSI) PB5	6	35	PA5 (ADC5)
(MISO) PB6	7	34	PA6 (ADC6)
(SCK) PB7	8	33	PA7 (ADC7)
RESET	9	32	AREF
VCC	10	31	GND
GND	11	30	AVCC
XTAL2	12	29	PC7 (TOSC2)
XTAL1	13	28	PC6 (TOSC1)
(RXD) PD0	14	27	PC5 (TDI)
(TXD) PD1	15	26	PC4 (TDO)
(INT0) PD2	16	25	PC3 (TMS)
(INT1) PD3	17	24	PC2 (TCK)
(OC1B) PD4	18	23	PC1 (SDA)
(OC1A) PD5	19	22	PC0 (SCL)
(ICP1) PD6	20	21	PD7 (OC2)



# SPI: MULTIPLE SLAVES

<http://www.ermicro.com/blog>



Typical SPI Master with Multiple SPI Slave Device Connection



# **TWO-WIRE SERIAL INTERFACE (TWI)**



# TWI: TWO-WIRE SERIAL INTERFACE

- Another bus protocol for serial communication
  - Synchronous
  - Half duplex
  - Connection-oriented?
  - Complex
- Also known as Inter-Integrated Circuit (I<sup>2</sup>C or I2C)
- Advantages
  - Less error
  - Connect up to 128 different devices using just 2 wires




# TWI

- Maximum 128 nodes in the network
  - Ideal for attaching low-speed peripherals
- Each nodes has an unique 7-bit address
- Each node can operate as either master or slave
- Master generates the clock for the system
  - initiates and terminates a transmission
- Slave receives the clock
  - addressed by the master
- The slaves can communicate only with the master
- How do master selects the slave??
  - Using address



# CONNECTIONS FOR TWI



# RELEVANT PINS

		PDIP	
(XCK/T0) PB0	L 1	40	PA0 (ADC0)
(T1) PB1	L 2	39	PA1 (ADC1)
(INT2/AIN0) PB2	□ 3	38	PA2 (ADC2)
(OC0/AIN1) PB3	L 4	37	PA3 (ADC3)
( $\overline{SS}$ ) PB4	L 5	36	PA4 (ADC4)
(MOSI) PB5	□ 6	35	PA5 (ADC5)
(MISO) PB6	□ 7	34	PA6 (ADC6)
(SCK) PB7	□ 8	33	PA7 (ADC7)
$\overline{RESET}$	□ 9	32	AREF
VCC	□ 10	31	GND
GND	□ 11	30	AVCC
XTAL2	□ 12	29	PC7 (TOSC2)
XTAL1	L 13	28	PC6 (TOSC1)
(RXD) PD0	□ 14	27	PC5 (TDI)
(TXD) PD1	□ 15	26	PC4 (TDO)
(INT0) PD2	□ 16	25	PC3 (TMS)
(INT1) PD3	□ 17	24	PC2 (TCK)
(OC1B) PD4	□ 18	23	PC1 (SDA)
(OC1A) PD5	□ 19	22	PC0 (SCL)
(ICP1) PD6	L 20	21	PD7 (OC2)



# EXAMPLE APPLICATION

