VLSI II - Assignment 5

Mehmet Eymen Ünay 040190218 Deniz Bashgoren 040180902

RV32I Instruction Set

The table of all RV32I instructions and a short description in pseudocode:

Opcode	Name	Pseudocode
LUI	Load upper immediate	rd ← imm << 12
AUIPC	Add upper immediate to PC	rd ← pc + offset << 12
JAL	Jump and link	rd ← pc + length(inst)
		pc ← pc + offset
JALR	Jump and link register	rd ← pc + length(inst)
		pc ← (rs1 + offset) ∧ -2
BEQ	Branch equal	if rs1 = rs2 then pc ← pc + offset
BNE	Branch not equal	if rs1 ≠ rs2 then pc ← pc + offset
BLT	Branch less than	if rs1 < rs2 then pc ← pc + offset
BGE	Branch greater	if rs1 ≥ rs2 then pc ← pc + offset
BLTU	Branch less than unsigned	if rs1 < rs2 then pc ← pc + offset
BGEU	Branch greater than unsigned	if rs1 ≥ rs2 then pc ← pc + offset
LB	Load byte	rd ← s8[rs1 + offset]
LH	Load halfword	rd ← s16[rs1 + offset]
LW	Load word	rd ← s32[rs1 + offset]
LBU	Load byte unsigned	rd ← u8[rs1 + offset]
LHU	Load halfword unsigned	rd ← u16[rs1 + offset]
SB	Store byte	u8[rs1 + offset] ← rs2
SH	Store halfword	u16[rs1 + offset] ← rs2
SW	Store word	u32[rs1 + offset] ← rs2
ADDI	Add immediate	rd ← rs1 + sx(imm)
SLTI	Set less than immediate	$rd \leftarrow sx(rs1) < sx(imm)$
SLTIU	Set less than immediate unsigned	rd ← ux(rs1) < ux(imm)
XORI	Exclusive or immediate	rd ← ux(rs1) ^ ux(imm)
ORI	Or immediate	rd ← ux(rs1) ux(imm)
ANDI	And immediate	rd ← ux(rs1) & ux(imm)
SLLI	Shift left logic immediate	rd ← ux(rs1) << ux(imm)
SRLI	Shift right logic immediate	rd ← ux(rs1) >> ux(imm)
SRAI	Shift right arithmetic immediate	rd ← sx(rs1) >> ux(imm)
ADD	Add	$rd \leftarrow sx(rs1) + sx(rs2)$
SUB	Subtract	rd ← sx(rs1) - sx(rs2)
SLL	Shift left logical	rd ← ux(rs1) << rs2

Opcode	Name	Pseudocode
SLT	Set less than	rd ← sx(rs1) < sx(rs2)
SLTU	Set less than unsigned	rd ← ux(rs1) < ux(rs2)
XOR	Exclusive or	rd ← ux(rs1) ^ ux(rs2)
SRL	Shift right logic	rd ← ux(rs1) >> rs2
SRA	Shift right arithmetic	rd ← sx(rs1) >> rs2
OR	Or	rd ← ux(rs1) ux(rs2)
AND	And	rd ← ux(rs1) & ux(rs2)

Encoding of RV32I Instructions

16 of the RV32I instructions have been selected and their encoding is analyzed below.

If the value in x10 is less than the value in x0, jump 62 addresses ahead.

```
srai x21, x15, 3
                                   0100000 00011 01111 101 10101 0010011
x21 \leftarrow sx(x15) >> 3
                                        \mathbf{\Psi}
                                                              \mathbf{\Psi}
                                                                      \mathbf{\Psi}
                                                                              \mathbf{\Psi}
                                                                                          \mathbf{\Psi}
                                      fn2
                                                 shamt
                                                            rs1
                                                                     fn1
                                                                              rd
                                                                                          op
       I-TYPE
Shift bits stored in x15 3 bits to the right, while filling 3 new empty bits with the
leftmost bit's value, and put it inside x21.
```

 sb x15, 3(x10)
 0000000
 01111
 01010
 000
 00011
 0100011

 u8[x10 + 3] \leftarrow x15
 \downarrow \downarrow <

 addi x15, x10, 16
 000000010000
 01010
 000
 01111
 0010011

 x15 \leftarrow x10 + 16
 \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow

 I-TYPE
 imm[11:0] rs1 fn rd op

 Add x10 with 16, put in x15.

If the values in x15 and x19 are equal, jump 432 addresses ahead.

xori x9, **x9**, **-1** $x9 \leftarrow ux(x9) \land -1$ **I-TYPE**1111111111111 01001 100 01001 0010011 $rs1 \quad v \quad v \quad v \quad v \quad v$ Perform an xor operation bit-by-bit of the value in x9 and -1 (all 1s), then put back in x9.

Perform a bitwise and operation on x25 and x9 then store the result in x15.

 or x14, x10, x12
 0000000 01100 01010 110 01110 0110011

 x14 \leftarrow ux(x10) |
 \downarrow \downarrow

Perform a bitwise or operation on x10 and x12 then store the result in x14.

Get the 8-bit value in the memory at the atddress x10+1, then put it on the lowest byte of x28, while filling the upper 3 bytes with zeros.

 slli x15, x14, 5
 0000000
 00101
 01110
 001
 01111
 0010011

 x15 \leftarrow ux(x14) << 5
 \downarrow \downarrow

zeros (hence 'logic' shift, and put it inside x15.

 sw x16, 4(x25)
 0000000
 10000
 11001
 010
 01000
 0100011

 u32[x25 + 4] \leftarrow x16
 \downarrow \downarrow

Take the low 4 bytes from x16's value, put them in the 4 addresses starting from x25+4. The endianness is set by EEI during the execution, so it's not guaranteed, but in either case, loading the same bytes using LW instruction should give bytes in the same order.

 sub x15, x14, x8
 0100000
 01000
 01110
 000
 01111
 0110011

 x15 \leftarrow sx(x14) \downarrow \downarrow <

Calculate the value x14-x8 by treating both registers as signed, and store the result in x15.

If the values in registers x15 and x14 are different, move 26 addresses backwards.

The NOP and HINT instructions

NOP is a pseudoinstruction that does nothing, but occupy space. This is desired in cases like:

- When we want to make sure there is enough space between certain instructions
- In jump tables (such as in switch statements in C), where the distance in instructions needs to be precise
- At the end of the program, to make sure that the program doesn't trigger a trap

In practice, any instruction that doesn't change the state of the registers and the memory can be used as a NOP, however, the RISC-V specification defines a canonical encoding for the NOP: $addi \times 0$, $\times 0$, 0 (in hexadecimal: 0x00000013).


Other encodings of NOP have been named as HINT instructions in the standard. These have no effect on the visible state but may be used to communicate with the RISC-V

hardware in an implementation-specific way. For example, a hardware implementer might define that sltix0, xl, 2 can be used to signal the hardware that the next branch is not likely to be taken. This permits the ISA users to mark branches unlikely to be taken in this way, thereby allowing the hardware to optimize its internal circuitry. The table of all reserved and non-reserved hint instructions:

Instruction	Constraints	Code Points	Purpose
LUI	rd=x0	2^{20}	
AUIPC	rd=x0	2^{20}	
ADDI	$rd=x0$, and either $rs1\neq x0$ or $imm\neq 0$	$2^{17}-1$	
ANDI	rd=x0	217	
ORI	rd=x0	217	
XORI	rd=x0	217	
ADD	rd=x0	2^{10}	Reserved for future standard use
SUB	rd=x0	2^{10}	
AND	rd=x0	2^{10}	
OR	rd=x0	2^{10}	
XOR	rd=x0	2^{10}	
SLL	rd=x0	2^{10}	
SRL	rd=x0	2^{10}	
SRA	rd=x0	2^{10}	
FENCE	pred=0 or succ=0	$2^{5}-1$	
SLTI	rd=x0	2^{17}	
SLTIU	rd=x0	2^{17}	
SLLI	rd=x0	2^{10}	
SRLI	rd=x0	2^{10}	Reserved for custom use
SRAI	rd=x0	2^{10}	
SLT	rd=x0	2^{10}	
SLTU	rd=x0	2^{10}	

Instruction Memory

In the testbench, we first load the instructions from the file instInit.txt into a register internal to the testbench, named instructions. The instInit file holds the instructions in hexadecimal format, however, if its binary equivalent is also provided as a seperate file instInitBin.txt. In the testbench we first demonstrate that rst works asynchronously. As seen in the waveform below, the contents of the memory change to 0 right when rst is activated.



Next, we demonstrate that while we=0, the write operations won't work. First we try to fill up the memory while we0=0, and then while we0=1.

```
Address:
     Address:
Address:
     Address:
     Address:
Address:
     Address:
     0 Data_Hex: 00011f37 Data_Bin: 00000000000000010001111100110111
     1 Data_Hex: 00040697 Data_Bin: 0000000000001000000011010010111
Address:
     2 Data_Hex: 45b0e0ef Data_Bin: 010001011011000001110000011101111
Address:
Address:
     3 Data_Hex: 06054e63 Data_Bin: 00000110000001010100111001100011
Address: 4 Data_Hex: 4037da93 Data_Bin: 01000000001101111101101010010011
Address: 5 Data_Hex: 00f501a3 Data_Bin: 00000000111101010000000110100011
Address:
     6 Data_Hex: 01050793 Data_Bin: 00000001000001010000011110010011
Address:
     7 Data_Hex: 1b378863 Data_Bin: 00011011001101111000100001100011
```

Running the testbench repeatedly emits the warning: VCD warning: array word InstMem_Tb.m.mem[0] will conflict with an escaped identifier. It can be suppressed as explained in https://stackoverflow.com/questions/20317820/. We decided to keep the code simpler at the cost of this warning.

Data Memory

wr_strb is encoded as following:

```
input wire [2:0] wr_strb;
// wr_strb = 000 -> store word
// wr_strb = 001 -> store lower halfword
// wr_strb = 010 -> nop
// wr_strb = 011 -> store higher halfword
// wr_strb = 100 -> store lowest byte
// wr_strb = 101 -> store 2nd lowest byte
// wr_strb = 110 -> store 3rd lowest byte
// wr_strb = 111 -> store highest byte
```

The state 010 is chosen to be nop to simplify the hardware: the msb bit controls the byte-level stores; the lsb bit controls the halfword-level stores and the combination 000 is for word-level stores. The enum-like encoding of wr_strb allows us increment it in the testbench as if it was an integer. In the testbench, a value of 0xAABBCCDD is placed in the addresses starting from 0, but each time with a new wr_strb mode. The values are stored in little endian order. In the testbench we've redefined DEPTH=8 so that the console output is more consice, however it can easily be changed to its original value of 128. The end result is as following: