# **VLSI II - Assignment 5**

Mehmet Eymen Ünay 040190218 Deniz Bashgoren 040180902

## **RV32I Instruction Set**

The table of all RV32I instructions and a short description in pseudocode:

Opcode	Name	Pseudocode				
LUI	Load upper immediate	rd ← imm << 12				
AUIPC	Add upper immediate to PC	rd ← pc + offset << 12				
JAL	Jump and link	rd ← pc + length(inst)				
JAL	Jump and mik	pc ← pc + offset				
JALR	Jump and link register	rd ← pc + length(inst)				
		pc ← (rs1 + offset) ∧ -2				
BEQ	Branch equal	if rs1 = rs2 then pc ← pc + offset				
BNE	Branch not equal	if rs1 ≠ rs2 then pc ← pc + offset				
BLT	Branch less than	if rs1 < rs2 then pc ← pc + offset				
BGE	Branch greater	if rs1 ≥ rs2 then pc ← pc + offset				
BLTU	Branch less than unsigned	if rs1 < rs2 then pc ← pc + offset				
BGEU	Branch greater than unsigned	if rs1 ≥ rs2 then pc ← pc + offset				
LB	Load byte	rd ← s8[rs1 + offset]				
LH	Load halfword	rd ← s16[rs1 + offset]				
LW	Load word	rd ← s32[rs1 + offset]				
LBU	Load byte unsigned	rd ← u8[rs1 + offset]				
LHU	Load halfword unsigned	rd ← u16[rs1 + offset]				
SB	Store byte	u8[rs1 + offset] ← rs2				
SH	Store halfword	u16[rs1 + offset] ← rs2				
SW	Store word	u32[rs1 + offset] ← rs2				
ADDI	Add immediate	rd ← rs1 + sx(imm)				
SLTI	Set less than immediate	$rd \leftarrow sx(rs1) < sx(imm)$				
SLTIU	Set less than immediate unsigned	rd ← ux(rs1) < ux(imm)				
XORI	Exclusive or immediate	rd ← ux(rs1) ^ ux(imm)				
ORI	Or immediate	rd ← ux(rs1)   ux(imm)				
ANDI	And immediate	rd ← ux(rs1) & ux(imm)				
SLLI	Shift left logic immediate	rd ← ux(rs1) << ux(imm)				
SRLI	Shift right logic immediate	rd ← ux(rs1) >> ux(imm)				
SRAI	Shift right arithmetic immediate	rd ← sx(rs1) >> ux(imm)				
ADD	Add	rd ← sx(rs1) + sx(rs2)				
SUB	Subtract	rd ← sx(rs1) - sx(rs2)				
SLL	Shift left logical	rd ← ux(rs1) << rs2				

Opcode	Name	Pseudocode
SLT	Set less than	rd ← sx(rs1) < sx(rs2)
SLTU	Set less than unsigned	rd ← ux(rs1) < ux(rs2)
XOR	Exclusive or	rd ← ux(rs1) ^ ux(rs2)
SRL	Shift right logic	rd ← ux(rs1) >> rs2
SRA	Shift right arithmetic	rd ← sx(rs1) >> rs2
OR	Or	rd ← ux(rs1)   ux(rs2)
AND	And	rd ← ux(rs1) & ux(rs2)

### **Encoding of RV32I Instructions**

16 of the RV32I instructions have been selected and their encoding is analyzed below.

```
blt x10, x0, 62

if x10 < x0 then

pc ← pc + 62

B-TYPE

0000011 00000 01010 100 11100 1100011

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

true{true} t
```

If the value in x10 is less than the value in x0, jump 62 addresses ahead.

```
srai x21, x15, 3
                                   0100000 00011 01111 101 10101 0010011
x21 \leftarrow sx(x15) >> 3
                                        \mathbf{\Psi}
                                                              \mathbf{\Psi}
                                                                      \mathbf{\Psi}
                                                                               \mathbf{\Psi}
                                                                                          \mathbf{\Psi}
                                      fn2
                                                 shamt
                                                            rs1
                                                                     fn1
                                                                              rd
                                                                                          op
       I-TYPE
Shift bits stored in x15 3 bits to the right, while filling 3 new empty bits with the
leftmost bit's value, and put it inside x21.
```

 sb x15, 3(x10)
 0000000
 01111
 01010
 000
 00011
 0100011

 u8[x10 + 3]  $\leftarrow$  x15
  $\downarrow$   $\downarrow$  <

 addi x15, x10, 16
 000000010000
 01010
 000
 01111
 0010011

 x15  $\leftarrow$  x10 + 16
  $\downarrow$   $\downarrow$   $\downarrow$   $\downarrow$   $\downarrow$   $\downarrow$   $\downarrow$   $\downarrow$  

 I-TYPE
 imm[11:0] rs1 fn rd op 

 Add x10 with 16, put in x15.

If the values in x15 and x19 are equal, jump 432 addresses ahead.

**xori x9**, **x9**, **-1**  $x9 \leftarrow ux(x9) \land -1$  **I-TYPE**1111111111111 01001 100 01001 0010011  $rs1 \quad v \quad v \quad v \quad v \quad v$ Perform an xor operation bit-by-bit of the value in x9 and -1 (all 1s), then put back in x9.

Perform a bitwise and operation on x25 and x9 then store the result in x15.

 or x14, x10, x12
 0000000 01100 01010 110 01110 0110011

 x14  $\leftarrow$  ux(x10) |
  $\downarrow$   $\downarrow$ 

Perform a bitwise or operation on x10 and x12 then store the result in x14.

Get the 8-bit value in the memory at the atddress x10+1, then put it on the lowest byte of x28, while filling the upper 3 bytes with zeros.

 slli x15, x14, 5
 0000000 00101 01110 001 01111 0010011

 x15  $\leftarrow$  ux(x14) << 5
  $\downarrow$   $\downarrow$ 

zeros (hence 'logic' shift, and put it inside x15.

 sw x16, 4(x25)
 0000000
 10000
 11001
 010
 01000
 0100011

 u32[x25 + 4]  $\leftarrow$  x16
  $\downarrow$   $\downarrow$ 

Take the low 4 bytes from x16's value, put them in the 4 addresses starting from x25+4. The endianness is set by EEI during the execution, so it's not guaranteed, but in either case, loading the same bytes using LW instruction should give bytes in the same order.

 sub x15, x14, x8
 0100000
 01000
 01110
 000
 01111
 0110011

  $x15 \in sx(x14)$  - sx(x8) y</td

Calculate the value x14-x8 by treating both registers as signed, and store the result in x15.

If the values in registers x15 and x14 are different, move 26 addresses backwards.

#### The NOP and HINT instructions

NOP is a pseudoinstruction that does nothing, but occupy space. This is desired in cases like:

- When we want to make sure there is enough space between certain instructions
- In jump tables (such as in switch statements in C), where the distance in instructions needs to be precise
- At the end of the program, to make sure that the program doesn't trigger a trap

In practice, any instruction that doesn't change the state of the registers and the memory can be used as a NOP, however, the RISC-V specification defines a canonical encoding for the NOP:  $addi \times 0$ ,  $\times 0$ , 0 (in hexadecimal: 0x00000013).


Other encodings of NOP have been named as HINT instructions in the standard. These have no effect on the visible state but may be used to communicate with the RISC-V

hardware in an implementation-specific way. For example, a hardware implementer might define that sltix0, xl, 2 can be used to signal the hardware that the next branch is not likely to be taken. This permits the ISA users to mark branches unlikely to be taken in this way, thereby allowing the hardware to optimize its internal circuitry. The table of all reserved and non-reserved hint instructions:

Instruction	Constraints	Code Points	Purpose
LUI	rd=x0	$2^{20}$	
AUIPC	rd=x0	$2^{20}$	
ADDI	$rd=x0$ , and either $rs1\neq x0$ or $imm\neq 0$	$2^{17}-1$	
ANDI	rd=x0	217	
ORI	rd=x0	217	
XORI	rd=x0	$2^{17}$	
ADD	rd=x0	$2^{10}$	Reserved for future standard use
SUB	rd=x0	$2^{10}$	
AND	rd=x0	$2^{10}$	
OR	rd=x0	$2^{10}$	
XOR	rd=x0	$2^{10}$	
SLL	rd=x0	$2^{10}$	
SRL	rd=x0	$2^{10}$	
SRA	rd=x0	$2^{10}$	
FENCE	pred=0 or succ=0	$2^{5}-1$	
SLTI	rd=x0	$2^{17}$	
SLTIU	rd=x0	$2^{17}$	
SLLI	rd=x0	$2^{10}$	
SRLI	rd=x0	$2^{10}$	Reserved for custom use
SRAI	rd=x0	$2^{10}$	
SLT	rd=x0	$2^{10}$	
SLTU	rd=x0	$2^{10}$	

# **Instruction Memory**

In the testbench, we first load the instructions from the file instInit.txt into a register internal to the testbench, named instructions. The instInit file holds the instructions in hexadecimal format, however, if its binary equivalent is also provided as a seperate file instInitBin.txt. In the testbench we first demonstrate that rst works asynchronously. As seen in the waveform below, the contents of the memory change to 0 right when rst is activated.



Next, we demonstrate that while we=0, the write operations won't work. First we try to fill up the memory while we0=0, and then while we0=1.

```
Address:
     Address:
Address:
     Address:
     Address:
Address:
     Address:
     0 Data_Hex: 00011f37 Data_Bin: 00000000000000010001111100110111
     1 Data_Hex: 00040697 Data_Bin: 0000000000001000000011010010111
Address:
     2 Data_Hex: 45b0e0ef Data_Bin: 010001011011000001110000011101111
Address:
Address:
     3 Data_Hex: 06054e63 Data_Bin: 00000110000001010100111001100011
Address: 4 Data_Hex: 4037da93 Data_Bin: 01000000001101111101101010010011
Address: 5 Data_Hex: 00f501a3 Data_Bin: 00000000111101010000000110100011
Address:
     6 Data_Hex: 01050793 Data_Bin: 00000001000001010000011110010011
Address:
     7 Data_Hex: 1b378863 Data_Bin: 00011011001101111000100001100011
```

Running the testbench repeatedly emits the warning: VCD warning: array word InstMem\_Tb.m.mem[0] will conflict with an escaped identifier. It can be suppressed as explained in https://stackoverflow.com/questions/20317820/. We decided to keep the code simpler at the cost of this warning.

### **Data Memory**

wr\_strb is encoded as following:

```
input wire [2:0] wr_strb;
// wr_strb = 000 -> store word
// wr_strb = 001 -> store lower halfword
// wr_strb = 010 -> nop
// wr_strb = 011 -> store higher halfword
// wr_strb = 100 -> store lowest byte
// wr_strb = 101 -> store 2nd lowest byte
// wr_strb = 110 -> store 3rd lowest byte
// wr_strb = 111 -> store highest byte
```

The state 010 is chosen to be nop to simplify the hardware: the msb bit controls the byte-level stores; the lsb bit controls the halfword-level stores and the combination 000 is for word-level stores. The enum-like encoding of wr\_strb allows us increment it in the testbench as if it was an integer. In the testbench, a value of 0xAABBCCDD is placed in the addresses starting from 0, but each time with a new wr\_strb mode. The values are stored in little endian order. In the testbench we've redefined DEPTH=8 so that the console output is more consice, however it can easily be changed to its original value of 128. The end result is as following:

## **Memory Units**

#### Regfile

The full OpenLane flow is performed. According to reports/signoff/25-rcx\_sta.rpt file:

#### No Violations

25-rcx\_sta.rpt file shows there is no max slew or max cap violation :

```
______
report_check_types -max_slew -max_cap -max_fanout -violators
______
max fanout
Pin
                                 Limit Fanout Slack
_5957_/X
                                    10
                                          24
                                               -14 (VIOLATED)
input40/X
                                          24 -14 (VIOLATED)
                                    10
_5167_/X
                                    10
                                          19
                                                -9 (VIOLATED)
                                    10
_4690_/X
                                          17
                                               -7 (VIOLATED)
                                               -7 (VIOLATED)
_5627_/X
                                    10
                                          17
_5681_/X
                                    10
                                          17
                                               -7 (VIOLATED)
                                                 -7 (VIOLATED)
_5762_/X
                                    10
                                          17
_4466_/X
                                    10
                                          16
                                                -6 (VIOLATED)
                                    10
                                          16
                                                -6 (VIOLATED)
clkbuf_0_clk/X
_4671_/X
                                    10
                                          15
                                                -5 (VIOLATED)
_5396_/X
                                    10
                                                -5 (VIOLATED)
                                          15
clkbuf_leaf_61_clk/X
                                    10
                                          15
                                                -5 (VIOLATED)
                                                -4 (VIOLATED)
_4669_/X
                                    10
                                          14
_4723_/X
                                    10
                                          14
                                                 -4 (VIOLATED)
clkbuf_leaf_114_clk/X
                                    10
                                          14
                                                -4 (VIOLATED)
clkbuf_leaf_22_clk/X
                                          14
                                                -4 (VIOLATED)
                                    10
                                                -4 (VIOLATED)
clkbuf_leaf_5_clk/X
                                    10
                                          14
_4558_/X
                                    10
                                          13
                                                 -3 (VIOLATED)
                                                -3 (VIOLATED)
_4654_/X
                                    10
                                          13
_4672_/X
                                    10
                                          13
                                                -3 (VIOLATED)
                                                 -3 (VIOLATED)
_4708_/X
                                    10
                                          13
_4750_/X
                                                -3 (VIOLATED)
                                    10
                                          13
_4926_/X
                                    10
                                          13
                                                -3 (VIOLATED)
                                                -3 (VIOLATED)
_5788_/X
                                    10
                                          13
_6277_/X
                                    10
                                          13
                                                 -3 (VIOLATED)
clkbuf_leaf_31_clk/X
                                    10
                                                -3 (VIOLATED)
                                          13
clkbuf_leaf_39_clk/X
                                          13
                                                -3 (VIOLATED)
                                    10
clkbuf_leaf_45_clk/X
                                    10
                                          13
                                                -3 (VIOLATED)
clkbuf_leaf_49_clk/X
                                    10
                                          13
                                                 -3 (VIOLATED)
_4402_/X
                                    10
                                          12
                                                -2 (VIOLATED)
_4704_/X
                                    10
                                          12
                                                -2 (VIOLATED)
                                                -2 (VIOLATED)
_4707_/X
                                    10
                                          12
_4756_/X
                                    10
                                          12
                                                -2 (VIOLATED)
_4759_/X
                                    10
                                          12
                                                -2 (VIOLATED)
                                                 -2 (VIOLATED)
_4792_/X
                                    10
                                          12
```

_5251_/X	10	12	-2	(VIOLATED)
_6221_/X	10	12	-2	(VIOLATED)
_6445_/X	10	12	-2	(VIOLATED)
clkbuf_leaf_11_clk/X	10	12	-2	(VIOLATED)
clkbuf_leaf_17_clk/X	10	12	-2	(VIOLATED)
clkbuf_leaf_93_clk/X	10	12	-2	(VIOLATED)
_4326_/X	10	11		(VIOLATED)
_4329_/X	10	11		(VIOLATED)
_4364_/X	10	11		(VIOLATED)
_4371_/X	10	11		(VIOLATED)
_4380_/X	10	11		(VIOLATED)
_4392_/X	10	11		(VIOLATED)
_4408_/X	10	11		(VIOLATED)
_4420_/X	10	11		(VIOLATED)
_4436_/X	10	11		(VIOLATED)
_4565_/X	10	11		(VIOLATED)
_4591_/X	10	11		(VIOLATED)
4606_/X	10	11		(VIOLATED)
_4652_/X	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
_481_/X	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
	10	11		(VIOLATED)
_6517_/X	10	11		(VIOLATED)
_6843_/X	10	11		(VIOLATED)
_7236_/X	10	11		(VIOLATED)
	10	11		(VIOLATED)
clkbuf_leaf_101_clk/X	10	11		(VIOLATED)
clkbuf_leaf_18_clk/X	10	11		(VIOLATED)
clkbuf_leaf_34_clk/X	10	11		(VIOLATED)
clkbuf_leaf_37_clk/X	10	11		(VIOLATED)
clkbuf_leaf_56_clk/X	10	11		(VIOLATED)
clkbuf_leaf_81_clk/X	10	11		(VIOLATED)
clkbuf_leaf_87_clk/X	10	11		(VIOLATED)
clkbuf_leaf_94_clk/X	10	11		(VIOLATED)
				,

\_\_\_\_\_

max slew violation count 0
max fanout violation count 81

#### Results

• Design area 82279 u^2 9% utilization. According to worst\_slack reports:

```
report_worst_slack -max (Setup)

worst slack 1.75

report_worst_slack -min (Hold)

worst slack 0.30
```

As the worst slack from hold can be 0.30 the minimum clock period can be 10.30 ns which makes 97MHz the maximum clock frequency.

```
______
report_checks -unconstrained
______
Startpoint: rst (input port clocked by clk)
Endpoint: _9279_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max
Fanout
        Cap
              Slew Delay Time Description
                    -----
                           0.00 clock clk (rise edge)
                     0.00
                           0.00 clock network delay (propagated)
                     0.00
                           2.00 ^ input external delay
                     2.00
              0.03
                     0.02
                           2.02 ^ rst (in)
        0.01
    1
                                  rst (net)
              0.03
                     0.00 2.02 ^ input11/A (sky130_fd_sc_hd__buf_6)
                           2.23 ^ input11/X (sky130_fd_sc_hd__buf_6)
               0.22
                     0.21
        0.11
                                  net11 (net)
               0.23
                     0.04
                            2.27 ^ fanout246/A (sky130_fd_sc_hd__clkbuf_4)
                           2.62 ^ fanout246/X (sky130_fd_sc_hd__clkbuf_4)
               0.24 0.35
    5
        0.08
                                  net246 (net)
               0.25
                   0.01
                           2.64 ^ fanout193/A (sky130_fd_sc_hd__buf_2)
                     0.31
                           2.95 ^ fanout193/X (sky130_fd_sc_hd__buf_2)
               0.22
        0.05
                                  net193 (net)
                     0.00
               0.22
                            2.95 ^ fanout178/A (sky130_fd_sc_hd__buf_2)
               0.25
                     0.33
                            3.28 ^ fanout178/X (sky130_fd_sc_hd__buf_2)
        0.05
                                 net178 (net)
               0.25
                     0.00
                            3.28 ^ fanout177/A (sky130_fd_sc_hd__clkbuf_4)
               0.18
                     0.32
                            3.60 ^ fanout177/X (sky130_fd_sc_hd__clkbuf_4)
   10
        0.06
                                  net177 (net)
              0.18
                   0.00
                            3.60 ^ fanout176/A (sky130_fd_sc_hd__clkbuf_4)
               0.17
                     0.29
                            3.89 ^ fanout176/X (sky130_fd_sc_hd__clkbuf_4)
   10
        0.05
                                  net176 (net)
```

```
0.17 0.00 3.89 \ _9279_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                       3.89 data arrival time
                 10.00 10.00 clock clk (rise edge)
                 0.00 10.00 clock source latency
            0.32
                 0.22 10.22 ^ clk (in)
      0.07
                           clk (net)
            16
      0.27
                           clknet_0_clk (net)
            (sky130_fd_sc_hd__clkbuf_8)
            0.19 0.29 10.88 ^ clkbuf_4_8_0_clk/X
(sky130_fd_sc_hd__clkbuf_8)
   8 0.11
                           clknet_4_8_0_clk (net)
            (sky130_fd_sc_hd__clkbuf_16)
                0.05
(sky130_fd_sc_hd__clkbuf_16)
   8 0.03
                           clknet_leaf_16_clk (net)
            0.05 0.00 11.06 ^ _9279_/CLK (sky130_fd_sc_hd__dfrtp_1)
                 -0.25 10.81 clock uncertainty
                 0.00 10.81 clock reconvergence pessimism
                 0.20 11.01 library recovery time
                      11.01 data required time
                      11.01 data required time
                      -3.89 data arrival time
                       7.13 slack (MET)
```

Startpoint: rd\_addr0[2] (input port clocked by clk)
Endpoint: rd\_dout0[10] (output port clocked by clk)

Path Group: clk Path Type: max

Fanout	Сар	Slew	Delay	Time	Description
			0.00	0.00	clock clk (rise edge)
			0.00	0.00	clock network delay (propagated)
			2.00	2.00 ^	input external delay
		0.04	0.02	2.02 ^	rd_addr0[2] (in)
1	0.01				rd_addr0[2] (net)
		0.04	0.00	2.02 ^	input3/A (sky130_fd_sc_hdbuf_6)
		0.25	0.24	2.26 ^	input3/X (sky130_fd_sc_hdbuf_6)
9	0.12				net3 (net)
		0.25	0.02	2.29 ^	_4854_/A (sky130_fd_sc_hdbuf_2)
		0.23	0.32	2.60 ^	_4854_/X (sky130_fd_sc_hdbuf_2)
10	0.05				_1516_ (net)
		0.23	0.00	2.60 ^	_4856_/A_N (sky130_fd_sc_hdand2b_1)
		0.15	0.33	2.94 v	_4856_/X (sky130_fd_sc_hdand2b_1)

```
_1518_ (net)
    6
        0.03
                0.15
                       0.00
                              2.94 v _4936_/A (sky130_fd_sc_hd__and2_1)
                              3.23 v _4936_/X (sky130_fd_sc_hd__and2_1)
                0.14
                       0.29
        0.03
                                    _1597_ (net)
                0.14
                       0.00
                              3.23 v _4937_/A (sky130_fd_sc_hd__clkbuf_4)
                0.15
                       0.29
                              3.52 v _4937_/X (sky130_fd_sc_hd__clkbuf_4)
   10
        0.07
                                    _1598_ (net)
                0.15
                       0.01
                              3.53 v _5241_/A2 (sky130_fd_sc_hd__a21110_1)
                0.08
                       0.48
                              4.01 v _5241_/X (sky130_fd_sc_hd_a21110_1)
    1
        0.01
                                    _1893_ (net)
                              4.01 v _5255_/B (sky130_fd_sc_hd__or4_1)
                0.08
                       0.00
                       0.57
                0.11
                              4.58 v _5255_/X (sky130_fd_sc_hd__or4_1)
        0.01
                                    _1907_ (net)
                              4.58 v _5269_/A (sky130_fd_sc_hd__or4_2)
                0.11
                       0.00
                0.21
                       0.89
                              5.47 v _5269_/X (sky130_fd_sc_hd_or4_2)
        0.04
                                    _1921_ (net)
    1
                0.21
                       0.00
                              5.47 v _5270_/A (sky130_fd_sc_hd__buf_4)
                              5.76 v _5270_/X (sky130_fd_sc_hd__buf_4)
                0.10
                       0.29
    1
        0.08
                                    net51 (net)
                0.11
                       0.02
                              5.78 v output51/A (sky130_fd_sc_hd__buf_2)
                0.09
                       0.22
                             6.00 v output51/X (sky130_fd_sc_hd__buf_2)
                                    rd_dout0[10] (net)
    1
        0.03
                0.09
                       0.00
                              6.00 v rd_dout0[10] (out)
                              6.00 data arrival time
                      10.00
                             10.00
                                   clock clk (rise edge)
                             10.00 clock network delay (propagated)
                       0.00
                      -0.25
                             9.75 clock uncertainty
                              9.75 clock reconvergence pessimism
                       0.00
                      -2.00
                              7.75
                                    output external delay
                              7.75
                                   data required time
                              7.75
                                    data required time
                             -6.00
                                    data arrival time
                              1.75 slack (MET)
______
report_checks --slack_max -0.01
______
No paths found.
```

The critical path is caused by the reading of the memory. Reset takes less time, almost half of reading the memory. The reason for the critical path is high fan-in. Despite the synthesizer made use of buffers and used smaller input sized logic gates, to read 32 registers and direct it to the output requires high overall fan-in.