

Xilinx Customer Training

Lab Reference Guide

lab-reference-guide-2022.2-wkb-rev1



AMD
XILINX

Lab Reference Guide 2022.2



© Copyright 2022 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All other trademarks are the property of their respective owners.

DISCLAIMER

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

Table of Contents

Lab Reference Guide	3
Preliminary Version	3
Introduction	3
Understanding the Lab Environment	3
Vivado Design Suite Operations	5
Vivado Analyzer Operations [Last Updated Version 2017.1]	147
Vitis HLS Tool Operations [Last Updated Version 2022.1]	160
Vitis Model Composer Operations [Last Updated Version 2022.1]	177
Vitis IDE Operations [Last Updated 2021.2]	178
QEMU Operations [Last Updated Version 2019.1]	242
PetaLinux Operations [Last Updated Version 2021.1]	249
Board, OS, COM, and IP Address Tasks [Last Updated Version 2022.1]	261

Lab Reference Guide

Preliminary Version

Note: At the time of the release of the course from which you obtained this guide, updates were still being made to this *Lab Reference Guide*. As such, this guide is in a preliminary state.

For the final 2022.2 version, go to www.xilinx.com/downloads.htm.

Introduction

This *Lab Reference Guide* is a collection of *how to* topics for commonly performed tasks in AMD Xilinx device and embedded development.

The guide is divided into the following sections:

- Vivado Design Suite Operations
- Vivado Analyzer Operations
- Vitis HLS Tool Operations
- Vitis Model Composer Operations
- Vitis IDE Operations
- QEMU Operations
- PetaLinux Operations
- Board, OS, COM, and IP Address Tasks

Each section may contain sub-sections.

Understanding the Lab Environment

The labs and demos provided in this course are designed to run on a Linux platform.

One environment variable is required: `TRAINING_PATH`, which points to where the lab files are located. This variable comes configured in the CloudShare/CustEd_VM environments.

Some tools can use this environment variable directly (that is, `$TRAINING_PATH` is expanded), and some tools require manual expansion (`/home/amd/training` for the CloudShare/CustEd_VM environments). The lab instructions describe what

to do for each tool. Other environments require the definition of this variable for the scripts to work properly.

Both the Vivado Design Suite and the Vitis platform offer a Tcl environment that is used in many labs. When the tool is launched, it starts with a clean Tcl environment with none of the procs or variables remaining from any previous launch of the tools.

If you sourced a Tcl script or manually set any Tcl variables and you closed the tool, when you reopen the tool, you will need to re-source the Tcl script and set any variables that the lab requires. This is also true of terminal windows—any variable settings will be cleared when a new terminal opens.

Nomenclature

Formal nomenclature is used to explain how different arguments are used. The following are some of the more commonly used symbols:

Symbol	Description	Example	Explanation
<text>	Indicates a field	cd <dir>	<dir> represents the name of the directory. The < and > symbols are NOT entered. If the directory to change to is XYZ, then you would enter cd xyz into the environment.
[text]	Indicates an optional argument	ls [more]	This could be interpreted as ls <Enter> or ls more <Enter>. The first instance lists the files in the current Linux directory, and the second lists the files in the current Linux directory, but additionally runs the output through the more tool, which paginates the output. Here, the pipe symbol () is a Linux operator.

Symbol	Description	Example	Explanation
	Indicates choices	cmd <ZCU104 VCK190>	The cmd command takes a single argument, which could be ZCU104 OR VCK190. You would enter either cmd ZCU104 or cmd VCK190.

Vivado Design Suite Operations

In This Section

Creating and Opening Operations	5
Vivado Add Sources Operations	28
Embedded Operations	36
Vivado IP Integrator Operations.....	40
Vivado Elaborated Design Operations.....	94
Vivado Simulation Operations	96
Vivado Synthesis Operations.....	99
Vivado Implementation Operations.....	107
Vivado Tcl Operations	117
Vivado Timing Miscellaneous Operations	125
Vivado Hardware Session Operations.....	131

Creating and Opening Operations

In This Section

Launching the Vivado Design Suite	6
Launching the Vivado Design Suite Using a Linux Terminal	8
Launching the Vivado Design Suite Tcl Shell	8
Creating a New Vivado Design Suite Project with Sources.....	9
Creating a Blank Vivado Design Suite Project.....	16
Opening a Vivado Design Suite Project	20
Opening Source Code in the Editor	21
Creating an HDL Source File	21
Opening a File in the Editor	24
Importing IP	25
Closing the Vivado Design Suite Project.....	27
Closing the Vivado Design Suite	27

Launching the Vivado Design Suite

Here are two ways to open the Vivado Design Suite.

1-1. Open the Vivado Design Suite.

- 1-1-1. Click the **Vivado** icon (yellow diamond) from the taskbar.



Figure 1: Launching the Vivado Design Suite from the Taskbar

Note: It takes a few moments to open. The order of the icons in your environment may be different.

Alternatively, from the Linux terminal window (<Ctrl + Alt + T>), enter the following:

```
source /opt/amd/Vivado/2022.2/settings64.sh; vivado
```

Note: This installation path is valid for the CustEd VM and CloudShare environments. Use the proper path for your environment.

The tool opens to the Welcome window. From here you can create a new project, open an existing project, enter Tcl commands, and access documentation and examples.

1-1-2. [Optional] Maximize the window as there is a lot of information to see.




Figure 2: Vivado Design Suite Welcome Screen

Hint: If the Tcl Console is not visible, double-click the **Tcl** tab to make it visible.

Launching the Vivado Design Suite Using a Linux Terminal

1-1. [Linux users]: If your system has not been configured with a shortcut on the desktop or taskbar, then proceed with setting up and launching the Vivado Design Suite environment.

1-1-1. Press <**Ctrl + Alt + T**> to open a new terminal window.

1-1-2. Change the directory to the topic cluster path:

```
[host] $ cd $<the topic cluster name>
```

1-1-3. Enter the following command to set up the Vivado Design Suite environment appropriately:

1-1-4. `[host] $ source $XILINX_PATH/Vivado/2022.2/settings.sh`

1-1-5. Type **vivado** and press <**Enter**> to launch the Vivado Design Suite environment.

Launching the Vivado Design Suite Tcl Shell

1-1. Launch the Vivado Design Suite Tcl shell.

1-1-1. Open a Linux terminal window (press <**Ctrl + Alt + T**>) and enter the following commands:

```
[host]$ source /opt/amd/Vivado/2022.2/settings64.sh
```

```
[host]$ vivado -mode tcl
```

Note: The installation path (/opt/amd) is valid for the CustEd VM and CloudShare environments. Modify the path as necessary for your environment.

This opens the Tcl interactive shell in the terminal itself.




Figure 3: Vivado Tcl Interactive Shell

Creating a New Vivado Design Suite Project with Sources

Projects begin with the creation of a new project. The project contains sources, settings, graphics, IP, and other elements that are used to build a final bitstream.

1-1. Create a new Vivado Design Suite project.

1-1-1. Click **Create New Project** (1).




Figure 4: Creating a New Vivado Design Suite Project

This will launch the New Project Wizard.

1-1-2. Click **Next** to begin entering the specifics for this project (2).

1-2. You will now encounter a series of dialog boxes asking you to enter different pieces of information describing the project.

1-2-1. Enter **your project name** in the Project name field (1).

1-2-2. Enter the following location in the Project location field (2): project

Important: The Vivado Design Suite is capable of expanding variables when running under both the Linux and Windows environments. The available environment variables (regardless of the OS) must be predicated with the '\$' symbol.

Alternatively, you can use the browse feature to navigate to where you want the project to reside.

1-2-3. Uncheck the **Create Project Subdirectory** option if it is selected (3).

Leaving this checked will create an unnecessary level of hierarchy for the lab.




Figure 5: Entering the Project Name and Location

1-2-4. Click **Next** to advance to the next dialog box (4).

Here you will specify your project type as either an RTL project or a post-synthesis project. An RTL project enables you to add or create new HDL files and synthesize them, whereas the post-synthesis project requires pre-synthesized files. When an empty design is created, an RTL project is used.

- 1-2-5. Select **RTL Project** since this project will be based on source code (rather than a netlist) (1).
- 1-2-6. Since you will be adding RTL files in the next instruction, deselect the **Do not specify sources at this time** option (2).




Figure 6: Setting the Project Type to RTL

- 1-2-7. Click **Next** to accept the selection and advance to the adding sources stage (3).

- 1-3. Now that the project name, type, and location have been entered, the wizard invites you to add source files to the project. You can add entire directories where the sources are located, add specific files, or create new sources.**

Begin by adding the sources to your project.

- 1-3-1. Click the Plus icon (+) to begin adding objects to the project.**
- 1-3-2. Select **Add Files** from the pop-up menu to begin adding your source files to the project.**




Figure 7: Adding Sources to the Project

After you add all the necessary files, the remainder of this dialog box will be addressed.

The Add Source Files dialog box opens.

1-3-3. Browse to the **project** directory (1).




Figure 8: Adding Source Files

1-3-4. Select or multi-select **your HDL sources** (2).

1-3-5. Click **OK** to accept the selected files and add them as sources to the project (3).

The Add Source Files dialog box closes and returns you to the Add Sources dialog box.




Figure 9: Setting Options in the Add Sources Window

1-4. Add any existing IP modules to the Vivado Design Suite project.

If you have existing IP modules, you will add them here.

- 1-4-1.** Click the **Plus** icon (+) again to select the IP files.
- 1-4-2.** Select **Add Files** to open the Add Source Files dialog box.

Since all Add Source Files dialog boxes are the same, you can refer to the previous Add Source Files dialog box illustration.

- 1-4-3.** Select or multi-select **your IP modules**

- 1-4-4.** Click **OK** to accept the selected files and add them as sources to the project.

If you have additional files located in other directories, you can repeat this instruction for each directory.

- 1-4-5.** Confirm that the **Scan and Add RTL Include Files into Project** option is selected (used for Verilog, no effect for VHDL) in the Add Sources dialog box (1).

This will automatically pull in any include files used by Verilog sources.

- 1-4-6.** Confirm that the **Copy Sources into Project** option is selected (1).

This will make a local copy of the source in the project space. Selecting this option enables you to make changes to the local copy without affecting the original source file.

- 1-4-7.** Select **your preferred language** from the Target Language drop-down list (2).

This choice only affects which language is used for the generation of templates and wrappers. You can add files in any language regardless of which target language is selected. If you do not generate or use any templates or wrappers, this step is irrelevant, and you can select any language.

- 1-4-8.** Click **Next** to complete the adding of RTL sources and advance to adding any constraint files (3).

1-5. Add any existing constraint files to the Vivado Design Suite project.

If you have existing constraints, you will add them here.

- 1-5-1. Click the **Plus** icon (+) to select the type of object you want to import (1).

- 1-5-2. Select **Add Files** to open the Add Source Files dialog box.

The Add Source Files dialog box opens.

Since all Add Source Files dialog boxes are the same, you can refer to the previous Add Source Files dialog box illustration.

- 1-5-3. Browse to the **project** directory.




Figure 10: Adding Constraints

- 1-5-4. Select or multi-select **your constraints file**.

- 1-5-5. Click **OK** to accept the selected files and add them as sources to the project.

If you have additional files located in other directories you can repeat this instruction for each directory.

- 1-5-6. Confirm that the **Copy constraints files into Project** option is selected (2).

This will make a local copy of the source in the project space. Selecting this option enables you to make changes to the local copy without affecting the original source file.

- 1-5-7. Click **Next** to advance to selecting a target device (3).

1-6. Select the target part by first filtering by board and then by family. If you are not using a supported board, you will need to filter by part.

- 1-6-1.** Select **Boards** from the Select area (1).
- 1-6-2.** Select **the vendor of your board** from the Vendor drop-down list in the Filter area (2).

This filters the available boards to those that are populated with any member of the selected library.

- 1-6-3.** Select **your board** from the board list.

Alternatively, you can select the board directly from the list at any time while in this dialog box.




Figure 11: Selecting the Board for the Project

- 1-6-4.** Click **Next** to advance to the summary (3).

A summary of your project is displayed. If you want to change any of the information that you entered, you can do so now by clicking **Back** until you reach the correct dialog box and making the correction, or you can create the project now and edit the project properties, add or remove files, etc. later.

- 1-6-5.** Click **Finish**.

Your project is constructed, and you are presented with the Vivado Design Suite main workspace environment.

Creating a Blank Vivado Design Suite Project

"Create Project" is the starting point for all designs. Projects contain sources, settings, graphics, IP, and other elements that are used to build a final bitstream and analyze a design. The Create New Project Wizard in the Vivado Design Suite allows you to specify HDL and other project resource files that will be included in the project.

1-1. Create a new, blank Vivado Design Suite project.

- 1-1-1. Click **Create Project** to begin the process (1).




Figure 12: Creating a New Vivado Design Suite Project

This will launch the New Project Wizard.

- 1-1-2. Click **Next** to exit the introductory dialog box and begin entering in project-specific information (2).

1-2. Describe the various aspects of the project.

- 1-2-1. Enter **your project name** in the Project name field (1).
- 1-2-2. Enter the following location in the Project location field (2):

Enter project location here

Important: The Vivado Design Suite is capable of expanding variables when running under both the Linux and Windows environments. The available environment variables (regardless of the OS) must be predicated with the '\$' symbol.

Alternatively, you can use the browse feature to navigate to where you want the project to reside.

- 1-2-3. Uncheck the **Create Project Subdirectory** option if it is selected (3).

Leaving this checked will create an unnecessary level of hierarchy for the lab.



Figure 13: Entering the Project Name and Location

- 1-2-4. Click **Next** to advance to the next dialog box (4).

Here you will specify your project type as either an RTL project or a post-synthesis project. An RTL project enables you to add or create new HDL files and synthesize them, whereas the post-synthesis project requires pre-synthesized files. When an empty design is created, an RTL project is used.

- 1-2-5.** Select **RTL Project** (1).

- 1-2-6.** Select **Do not specify sources at this time** to instruct the Vivado tool to create a blank project (2).

While existing sources could be entered at this time, you will enter them later so that you can move through this portion of the project creation process more quickly.




Figure 14: Specifying Project Options

- 1-2-7.** Click **Next** to advance to the target device/platform selection (3).

1-3. Select the target part by first filtering by the board name. If you are not targeting a supported board, you will need to filter by the part.

- 1-3-1.** Click **Boards** from the *Default part* area to filter by the board type rather than by the specific part (1).

- 1-3-2.** Select **the vendor of your board** from the Vendor drop-down list in the Filter area (2).

This limits the number of boards seen to those manufactured by the specified vendor.

- 1-3-3.** Select **your board** from the board list.

If you accidentally click the hyperlink, a web page will open for that board. You can close the browser page.

If the board you want to use is not immediately visible, click the **Refresh** button to update the board catalog.

Note: While the web page contains important information and resources for the board, these details are not needed to complete this lab.




Figure 15: Selecting the Board for the Project

- 1-3-4.** Click **Next** to advance to the summary (3).

A summary of your project is displayed. If you want to change any of the information that you entered, you can do so now by clicking **Back** until you reach the correct dialog box. After the project is created, the project properties can still be edited.

- 1-3-5.** Click **Finish** to accept these settings and build the project.

Your project is constructed and leaves you in the operational portion of the Vivado Design Suite GUI.

Opening a Vivado Design Suite Project

1-1. Open the existing Vivado Design Suite project *your project name*.

- 1-1-1. Click **Open Project** from the Quick Start section (1).

The Open Project dialog box opens (2).

- 1-1-2. Browse to the project directory in the Look in field (3).

Note: The drop-down arrow shows the directory hierarchy.

- 1-1-3. Select **your project name** from the files displayed (4).




Figure 16: Opening an Existing Project

- 1-1-4. Click **OK** to open the selected project (5).

The project now opens in the Vivado Design Suite.

Opening Source Code in the Editor

1-1. Open ***the desired source file*** in the editor.

1-1-1. Under the Sources tab, locate ***the desired source file***.

Note: This process is valid for any of the sub-tabs under Sources. Typically the Hierarchy and Libraries sub-tabs are the most commonly used as these organize the user files in the most convenient fashion.




Figure 17: Sources Tab

1-1-2. Double-click ***the desired source file*** to open it in the editor.

Note: You can also right-click and select **Open File** to open the file in the editor.

Creating an HDL Source File

1-1. Create a new HDL source file called ***your HDL sources***.

1-1-1. Select **Add Sources** in the Flow Navigator under Project Manager.




Figure 18: Selecting Add Sources

1-1-2. Select **Add or create design sources (1).**




Figure 19: Selecting Add or Create Design Sources

1-1-3. Click **Next (2).**

The Add or Create Design Sources dialog box opens.

1-1-4. Click the **Plus (+) icon and select **Create File**.**





Figure 20: Selecting Create File

The Create Source File dialog box opens.

1-1-5. Select **your preferred language from the File type drop-down list.**

1-1-6. Enter **your HDL sources** as the file name.**Figure 21:** Entering File Name and Type**1-1-7.** Click **OK** in the Create Source File dialog box.**1-1-8.** Click **Finish** to add the new source file(s).

The Define Module dialog box opens.

Opening a File in the Editor

This process is used to look at any type of text-based file. It is suggested that if the file you want to open is part of the project, then you merely double-click the filename when in the Hierarchical view or the Library view.

1-1. Open the location of the text file to open/your file in the built-in editor.

1-1-1. Select **File > Text Editor > Open File**.




Figure 22: Opening a Text File from the File Menu

A file browser window opens.

1-1-2. Navigate to the location of the text file to open.

1-1-3. Select **your file**.

1-1-4. Click **OK**.

The text file opens in the workspace area.

Importing IP

IP can be imported from a number of tools provided that they adhere to the IP-XACT standard. Once created, the Vivado Design Suite must be made aware of the presence of the IP. This is typically performed from an open project.

The instructions below describe the process of importing a single IP; however, the steps can be repeated as necessary to collect different IPs from various locations.

1-1. Import your IP cores into the open project.

- 1-1-1. Using the Flow Navigator, select **Project Manager > Settings** (1).

The Project Settings Dialog box opens with the General tab open.

- 1-1-2. Expand **IP** (2) and click **Repository** to access the IP settings (3).




Figure 23: Accessing the Project's IP Settings

- 1-1-3. Click the **Plus** icon (+) to open the file browser to point to the IP repository in which your IP is located (1).
- 1-1-4. Browse to *where your IP is located*.
- 1-1-5. Click **Select**.

IMPORTANT: If the IP repository that you have selected has the IP in zip format, then you will need to continue as described below. If, however, your IP has been expanded (for example, if you are revisiting this step or adding another piece of IP), then it will automatically appear in the IP in Selected Repository field. You can simply click **OK** to complete the repository inclusion process.

The selected IP repository is scanned for all IP that is listed in the Select IP To Add To Repository dialog box.




Figure 24: Adding the IP Repositories and the Specific IP

A window opens, showing the number of IPs being added to the project.

- 1-1-6. Click **OK** to add and close this window.
- 1-1-7. Click **OK** again to exit the project settings.

Closing the Vivado Design Suite Project

1-1. Close the project.

- 1-1-1. Select **File > Close Project** to close the project.

The Close Project dialog box opens.




Figure 25: Close Project Dialog Box

- 1-1-2. Click **OK**.

Closing the Vivado Design Suite

1-1. Close the Vivado Design Suite.

- 1-1-1. Select **File > Exit**.

The Exit Vivado dialog box opens.



Figure 26: Exit Vivado Dialog Box

- 1-1-2. If you are asked to save the project or a portion of the project, select whichever elements of the project you want to save, then click **Save** to save the selected elements; otherwise, click **Don't Save**.

- 1-1-3. Click **OK** when you are asked to exit the Vivado Design Suite.

Note: You can choose to select the *Don't show this dialog again* option to avoid being asked for confirmation when exiting the Vivado Design Suite.

Vivado Add Sources Operations

In This Section

Adding an HDL Source File.....	28
Adding a Simulation Source File	30
Adding a Constraint File	31
Creating a SystemVerilog Simulation Source File.....	33
Adding Existing Constraints.....	35

Adding an HDL Source File

HDL source files can be added to the design at any time.

1-1. Add an HDL source file to the design.

- 1-1-1. Select **Add Sources** under the Flow Navigator tab in the Project Manager.




Figure 27: Selecting Add Sources

The Add Sources dialog box opens, allowing you to add HDL source files to the project.

- 1-1-2. Select **Add or create design sources** (1).



Figure 28: Selecting Add or Create Design Sources

- 1-1-3. Click **Next** to begin selecting source files (2).

The Add or Create Design Sources dialog box opens and prompts you to add existing HDL source files or to create new HDL sources files.

- 1-1-4. Click the **Plus (+)** icon to open the context menu.
- 1-1-5. Select **Add Files** to begin adding the source files to the project.
- 1-1-6. Browse to your source directory if it is not open already.
- 1-1-7. Select **your HDL sources**.
- 1-1-8. Double-click the source file name in the Add Source Files dialog box to select the file(s) or click **OK**.
- 1-1-9. Ensure that the **Copy sources into project** option is selected (when building IP this will be listed as **Copy sources into IP Directory**).




Figure 29: Selecting Add Files

- 1-1-10. Click **Finish** in the Add or Create Design Sources dialog box to add the HDL sources to the project.

Adding a Simulation Source File

HDL simulation files can be added to the design at any time.

1-1. Add simulation files to the design.

- 1-1-1. Select **Add Sources** under Project Manager in the Flow Navigator.




Figure 30: Selecting Add Sources

- 1-1-2. Select **Add or create simulation sources**.



Figure 31: Add Sources Dialog Box

- 1-1-3. Click **Next**.

- 1-1-4. Click the **Plus** (+) icon to open the pop-up menu.
- 1-1-5. Select **Add Files** to open the Add Source Files dialog box which allows you to browse to the desired directory.
- 1-1-6. Browse to the \$TRAINING_PATH/<the topic cluster name>/support directory if it is not open already.
- 1-1-7. Select **your HDL sources**.
- 1-1-8. Click **OK** in the Add Source Files dialog box.
- 1-1-9. Ensure that the **Copy sources into project** option is selected.
- 1-1-10. Click **Finish** to add the file(s) to the project.

Adding a Constraint File

A constraint file can be added to the design at any time.

1-1. Add a constraint file to the design.

- 1-1-1. In the Flow Manager, under Project Manager, select **Add Sources**.




Figure 32: Selecting Add Sources

- 1-1-2. Select **Add or Create Constraints**.



Figure 33: Selecting Add or Create Constraints

1-1-3. Click Add Files.




Figure 34: Selecting Add Files

- 1-1-4.** Browse to *project*.
- 1-1-5.** Select **your constraints file** and click **OK**.
- 1-1-6.** Click **Finish** in the Add or Create Design Sources dialog box to add the HDL sources to the project.

Creating a SystemVerilog Simulation Source File

1-1. Create a new SystemVerilog file called *your HDL sources*.

- 1-1-1. Select **Add Sources** in the Flow Navigator, under Project Manager.




Figure 35: Selecting Add Sources

- 1-1-2. Select **Add or create simulation sources**.




Figure 36: Add Sources Dialog Box

Note that selecting **Add or create simulation sources** will designate the file for simulation only. When creating a design source file, you would select **Add or create design sources**, which will designate the file for both synthesis and simulation.

- 1-1-3. Click **Next**.

The Add or Create Simulation Sources dialog box opens.

1-1-4. Click the **Plus (+)** icon and select **Create File**.




Figure 37: Selecting Create File

The Create Source File dialog box opens.

1-1-5. Enter **your HDL sources** as the file name.

1-1-6. Select **your preferred language** from the File type drop-down list.




Figure 38: Entering Testbench Filename and Type

1-1-7. Click **OK** in the Create Source File dialog box.

1-1-8. Click **Finish**.

The Define Module dialog box opens.

1-1-9. Click **OK** to create the module without ports, since this module does not require them.

1-1-10. Click **Yes** to confirm that there the module definition has not been changed.

Adding Existing Constraints

1-1. Add your **constraints file** to the design.

- 1-1-1. Click **Add Sources** under Project Manager in the Flow Navigator.
- 1-1-2. Select **Add or create constraints** (1).




Figure 39: Adding a Constraint File to a Vivado Design Suite Project

- 1-1-3. Click **Next** to advance to the next dialog box (2).
- 1-1-4. Click the blue **Plus** icon (+).
- 1-1-5. Select **Add Files** to open the Add Constraint Files dialog box.
- 1-1-6. Browse to the \$TRAINING_PATH/CustEdIP directory.

Remember: You can always open a terminal window and enter `echo $TRAINING_PATH` to see the value of this variable.

- 1-1-7. Select **your constraints file** as the desired constraint file (1).




Figure 40: Selecting One or More Constraint Files

- 1-1-8. Click **OK** to select the file (2).
- 1-1-9. Click **Finish** to add the constraint file to the project.

Embedded Operations

In This Section

Exporting Only the Hardware Description.....	36
Exporting the Hardware Description and Bitstream for Software Development.....	38

Exporting Only the Hardware Description

Exporting only the hardware description rather than the completed bitstream is beneficial during the hardware development cycle in that the software engineers can begin writing code for the platform before needing the bitstream.

This engages the software developers earlier in the cycle and provides additional time for the hardware engineers to make final tweaks to the hardware portion of the design and ensure that the design meets timing.

1-1. Export only the hardware description.

- 1-1-1. Select **File** (1) > **Export** (2) > **Export Hardware** (3).




Figure 41: Exporting a Design

The Export Hardware dialog box opens.

- 1-1-2. When the Export Hardware Platform welcome page opens, click **Next**.
- 1-1-3. Select **the type of output** (1).

If your design is a PS-only design, select **Pre-synthesis**.

Otherwise, ensure that your design is completely implemented with a generated bitstream and select **Include bitstream**.



Figure 42: Selecting What to Export

1-1-4. Click **Next** to advance to the next dialog box (2).

1-1-5. Select the XSA file name, which is the name of the output file (1).

This is automatically populated; however, you can select a different name.

1-1-6. Populate the Export to field with *the location of the files to be exported from the Vivado Design Suite* as the export location (2).

This option enables you to specify a location for the exported hardware definition. Often it is beneficial to choose a directory separate from the hardware design files.

With the default *<Local to Project>* option, the Vivado Design Suite will export the hardware definition to a sub-directory of the current Vivado Design Suite project directory.




Figure 43: Identifying the Export File Name and Location

1-1-7. Click **Next** to advance to the next dialog box (3).

1-1-8. Click **Finish** to proceed with the export.

This will create a file containing a description of the hardware and may contain a bitstream as well at the selected export path.

Exporting the Hardware Description and Bitstream for Software Development

1-1. Export the design for the software development tools.

The Vivado Design Suite enables you to export a description of the embedded system design in the form of an XSA file. This XSA can contain the design's bitstream.

- 1-1-1. Select **File** (1) > **Export** (2) > **Export Hardware** (3).




Figure 44: Exporting a Design

The Export Hardware Platform dialog box opens.

- 1-1-2. Click **Next** to advance past the explanation panel.

- 1-1-3. Select **the type of output** (1).

If your design is a PS-only design, select **Pre-synthesis**.

Otherwise, ensure that your design is completely implemented and a bitstream is created, and select **Include bitstream**.




Figure 45: Selecting What to Export

- 1-1-4. Click **Next** to advance to the next dialog box (2).

- 1-1-5.** Enter **your XSA file name** as the XSA file name, which is the name of the output file (1).

Usually, this is automatically populated; however, you can change this name.

- 1-1-6.** Leave the *Export to* field with its auto-populated path, unless you want to select a different path (2).

This option enables you to specify a location for the exported hardware definition. Often, it is beneficial to choose a directory separate from the hardware design files.

With the default *<Local to Project>* option, the Vivado Design Suite will export the hardware definition to a sub-directory of the current Vivado Design Suite project directory.




Figure 46: Identifying the Export File Name and Location

- 1-1-7.** Click **Next** to advance to the next dialog box (3).

- 1-1-8.** Click **Finish** to proceed with the export.

This will create a file containing a description of the hardware and may contain a bitstream as well at the selected export path.

Vivado IP Integrator Operations

In This Section

Creating an IP Integrator Block Design	41
Closing a Block Design.....	42
Opening a Block Design	43
Zoom Operations in the IPI Block Diagram Editor	43
Adding a Processor to the Block Design.....	44
Adding a Zynq Family Processor Block.....	47
Adding a Processing System Block	50
Running Block Automation for the PS	53
Customizing the Processing System IP	54
Customizing the Zynq UltraScale+ MPSoC PS.....	58
Selecting a Zynq7 PS Preset Template.....	60
Customizing the MicroBlaze Processor	61
Adding IP to an IP Integrator Block Design	63
Customizing IP	65
Making Manual Connections Between Two Objects in the IP Integrator.....	66
Renaming an IP Block.....	68
Adding a Port to an IP Integrator Block Diagram.....	69
Adding an Interface Port to an IP Integrator Block Design.....	71
Making a Pin or Interface External.....	72
Running Connection Automation.....	73
Running Connection Automation for Multiple Modules	74
Running Block Automation	75
Locating Objects in the Board Design.....	77
Mapping Peripheral Addresses.....	79
Generating Output Products	80
Creating a Hierarchical Block in a Block Design.....	82
Adding IP to a Hierarchy Block	83
Expanding the Contents of a Hierarchical Block	84
Opening a Hierarchical Block in a New Tab.....	85
Marking Signals for Debugging	87
Updating IP.....	88
Regenerating the Layout.....	90
Running a Design Rule Check/Design Validation.....	91
Validating the Block Design	92
Saving the Block Design	92
Generating a Wrapper for a Block Design.....	93

Creating an IP Integrator Block Design

The Vivado IP integrator is a graphical tool that assists you in "stitching" together various pieces of IP. This tool can be used for both embedded and non-embedded designs.

1-1. Create a Vivado IP integrator block diagram.

- 1-1-1. Expand **IP INTEGRATOR** in the Flow Navigator if necessary (1).
- 1-1-2. Click **Create Block Design** to start creating a new IP subsystem (2).




Figure 47: Launching the IP Integrator

- 1-1-3. Name the design **name of your block design** when the Create Block Design dialog box opens (1).




Figure 48: Creating an IP Integrator Block Design

- 1-1-4. Click **OK** to open a new, blank IP integrator canvas (2).

The IP integrator workspace opens with a note in the canvas area inviting you to begin adding IP.




Figure 49: Initial View of the IP Integrator Tool

Closing a Block Design

1-1. Close the block design.

1-1-1. [Optional] If you want to preserve the block design, press <Ctrl + S>.

1-1-2. Select **File > Close Block Design**.

Alternatively, you can click the "X" in the upper right-hand corner of the Block Design view.




Figure 50: Confirming Block Design Closure

Note: You can select **Don't show this dialog again** if you do not want to confirm closure in the future.

1-1-3. Click **OK**.

Opening a Block Design

1-1. Open the *name of your block design* block design.

- 1-1-1. Access the **Sources > Hierarchy** view.
- 1-1-2. Locate the block design in the listing of the hierarchical sources.
- If it is not readily viewable, click the **Expand all** icon (≡).
- 1-1-3. Double-click the block design entry.

The block design is indicated with a block design icon (ढ).





Figure 51: Opening an Existing Block Design

Zoom Operations in the IPI Block Diagram Editor

There are two methods to perform zoom operations in the block diagram editor.

- o Method 1: Use the mouse gestures to zoom in for closer examination.



- o Method 2: Use the horizontal toolbar to the top of the block design canvas.




Figure 52: Block Diagram Zoom Toolbar

Adding a Processor to the Block Design

1-1. Add your processor to the IP integrator canvas.

- 1-1-1. Open the IP catalog in one of two ways:
 - o Click the **Add IP** icon on the left border of the workspace.




Figure 53: Opening the IP Catalog from the Add IP Icon

-- OR --

- Right-click any background space in the workspace and select **Add IP**.




Figure 54: Opening the IP Catalog from Right-Clicking the Workspace

Important Note: Using Window > IP Catalog will add the new IP to the top level of hierarchy of the design—it will NOT add the IP to the diagram! You can, however, float the Window > IP Catalog and drag-and-drop from the catalog onto the canvas of the block design

Once the IP catalog opens, you can search for the processor block.





Figure 55: Two Mechanisms to Search for IP

- Enter part of the processor name into the Search field to narrow the search parameters (1).

For example, **zynq** will show the PS for the selected Zynq family or **microblaze** for the MicroBlaze processor. Note that the PS IP will only appear when a family containing this IP or a board with this part has been selected for the design.



- 1-1-3.** Double-click the processor name to add its IP block to the design (2).




Figure 56: Zynq UltraScale MPSoC Block Symbol

Adding a Zynq Family Processor Block

1-1. Add a Zynq PS processor block to the design. While the specifics of the processing systems found in the Zynq-7000, MPSoC/RFSoC, and Versal devices differ, the process of instantiating them is the same.

There are several ways to open the IP catalog. Select one of the following procedures to add IP to the canvas.

1-1-1. Use one of the following methods to open the IP catalog:

- Click the **Add IP** icon (+) in either the middle of the canvas or the toolbar.

This icon can be found in the middle of the canvas only when you are starting with a blank page.




Figure 57: Opening the IP Catalog from the Initial Information Bar Display

-- OR --

- Right-click any background space in the workspace and select **Add IP**.




Figure 58: Opening the IP Catalog from Right-Clicking the Workspace

-- OR --

- Press <Ctrl + I> to access the IP catalog.

Note: Although the convention is to show the capital letter, the key combination uses a lower case 'i'.

Once the IP catalog opens, you can search for the Zynq SoC processor block.




Figure 59: Two Mechanisms to Search for IP

- 1-1-2. Enter **zynq** into the Search field to narrow the search parameters (1).

The proper IP will appear depending on the board or device that you selected. The PS of the Zynq-7000 device will appear as ZYNQ7 while the MPSOC/RFSOCs will show as Zynq UltraScale+ MPSOC, and so forth. Only the IP supporting the device you selected will appear in the IP list.

Note that the processing system for the Versal devices is referred to as "Control, Interfaces & Processing System" and will NOT appear under a search for "Zynq" as it is not in the Zynq family of devices.




Figure 60: Selecting Multiple Architectures

This is the IP for the entire processing system (PS).

- 1-1-3. Double-click the IP name to add the processing system block to the design (2).



Figure 61: Zynq UltraScale+ MPSoC/RFSoC PS Block Symbol




Figure 62: Zynq-7000 SoC PS Block Symbol




Figure 63: Versal ACAP CIPS Block Symbol

Adding a Processing System Block

1-1. Add a processing system block to the design.

The processing system is available for multiple devices, including the Zynq-7000 SoC, MPSOCs, RFSoCs, and other families. Only the processing system for the specific family can be added to the design. That is, you cannot add a Zynq-7000 SoC processing system to a Versal part.

There are several ways to open the IP catalog. Since this is a blank canvas, you are invited to click the add IP icon in the middle of the canvas.

- 1-1-1. Click the **Add IP** icon (+) to open the IP catalog.




Figure 64: Opening the IP Catalog from the Initial Information Bar Display

Regardless of whether the design already has IP placed, you can always open the IP catalog in one of several ways:

- o Click the **Add IP** icon (+) in the toolbar of the workspace.



Figure 65: Opening the IP Catalog from the Add IP Icon

-- OR --

- Right-click any background space in the workspace and select **Add IP**.




Figure 66: Opening the IP Catalog from Right-Clicking the Workspace

-- OR --

- Press <Ctrl + I> to access the IP catalog.

Note: Using Windows > IP Catalog will add the new IP to the top level of hierarchy of the design — it will NOT add the IP to the diagram! You can, however, float the Windows > IP Catalog and drag-and-drop from the catalog onto the canvas of the block design.

Once the IP catalog opens, you can search for the processing system block.




Figure 67: Two Mechanisms to Search for IP

- 1-1-2. Enter **zyq** into the Search field to narrow the search parameters (1).

The processing system for the selected family appears. The exception to this is that an MPSoC PS is used by both the MPSoC and RFSoC parts, so if an RFSoC device is targeted, a Zynq UltraScale+ MPSoCs PS is used.




Figure 68: Selecting the Zynq UltraScale+ MPSoC IP

This is the IP for the entire processing system.

- 1-1-3. Double-click the IP entry to add the processing system block to the design (2).




Figure 69: Zynq UltraScale+ MPSoC Block in the Block Diagram

Running Block Automation for the PS

Many IP blocks are supported by Designer Assistance. Designer Assistance automates many of the commonly used basic connections and/or configurations.

1-1. Use Designer Assistance to make preliminary connections to the IP block.

- 1-1-1. If the block design is not already open, select the **Diagram** tab in the Block Design pane to view the block design.



Figure 70: Selecting the Diagram Tab

- 1-1-2. Click **Run Block Automation** to launch Designer Assistance.

The Run Block Automation dialog box opens.

If multiple IPs have not yet been configured with the Block Automation, they will appear in the left-hand pane. This allows bulk selecting IP.

- 1-1-3. Select only the name of the PS block from the left-hand pane (1).

This will bring up the specific options for the PS in the right-hand pane.

You now have an opportunity to apply a board preset. If you apply the board preset, this will undo any modifications that you made to the PS using the Re-customization Wizard.

Select this option ONLY if you have not made any changes to the PS's configuration.

- 1-1-4. Select or deselect the **Apply Board Preset** option (2).

Warning: Having this selection enabled will overwrite any work done using the Re-customization Wizard.




Figure 71: Running the Designer Automation Assistance on the PS

The dialog box lists the connections that will be created: the FIXED_IO (MIO connections) and the DDR interface connections.

- 1-1-5. Click **OK** to run the block automation on the PS (3).

Customizing the Processing System IP

The processing system (PS) contains a large number of customizable features. The following instructions will illustrate how to access various sections of the PS. Because the Re-customization Wizard differs among the different processing systems, explicit directions regarding what to turn on or off is omitted. This step is one of exploration rather than achieving a specific outcome.

While the Re-customization Wizard for the Versal devices is significantly different, it fundamentally performs the same types of tasks: identifying which peripherals are used, how they are configured, which AXI connections are available to the PL, etc.

The figures and instructions focus on the Zynq family of PS, and the details of the Versal ACAP PS are not discussed here; however, notes regarding the Versal device are included where appropriate.

1-1. Access the Re-customization dialog box.

1-1-1. Double-click the PS block.

The specific name of this block varies with the type of device. Some variation of "Zynq" will bring up the PS for the Zynq-7000 devices as well as the MP/RFSoC devices. The Versal device has its processing system IP as "CIPS" for Control, Interfaces & Processing System.

Users with projects targeting a ZCU104 board or any other MPSoC or RFSoC device will see a ZYNQ UltraScale+ block. Zed/ZC702 users will see a Zynq entry specific to the part or board selected. Versal ACAP users (VCK190) will see the CIPS module.

-- OR --

Right-click the PS/CIPS block and select **Customize Block**.




Figure 72: Opening the Re-customization Wizard for the PS (MP/RFSoC Example Shown)

The Re-customization dialog box opens to reveal the PS's block design.

1-2. [Zynq-7000 SoC users]: Import board-specific settings.

If you are using a supported evaluation board, you will probably want to load the pre-defined settings as it contains many of the parameters specific to that board (such as DDR memory timing parameters, enabled peripherals supported by that board, etc.) A similar capability is available for the MPSoC/RFSoc devices and is explained elsewhere.

You can also create a .bd file for your custom board if you want and import those settings.

The Zynq UltraScale+ MPSoC presets behave differently than the Zynq-7000 device presets. The Zynq-7000 device presets contain settings for various evaluation boards while Zynq UltraScale+ MPSoC presets enable you to save and recall your own specific settings. The equivalent functionality can be found for the MP/RFSoc devices using Block Automation.

- 1-2-1. Click **Presets** to access the pre-defined values associated with one of the supported boards that supports the Zynq-7000 SoC (such as the ZC702 or ZedBoard).

Note: If you are building a board of your own, it is possible to create your own preset for that board. Presets are very convenient as they can describe the DDR settings as well as enable the peripherals and their pin mappings for the specific board. This saves a tremendous amount of effort for the designer.




Figure 73: Accessing the Presets (Zynq PS)

If you have a Tcl script that describes the configuration of the PS, you can load it by selecting *Presets > Apply Configuration*.

- 1-2-2. Select **your board** for the preset.

This will configure the PS for the settings specific to that board, including DDR timing parameters, peripherals, etc.

Note: The Versal device contains a multitude of presets and individual groups that can be uniquely preset for specific purposes. These settings can be saved as a system-level preset and recalled at will.

- 1-2-3. Skip the next instruction as it duplicates this instruction, but for Versal device users.

The next instruction provides you with general guidance as to how to customize various aspects of the PS. At the end of this instruction, you will be provided with specific guidance regarding how you are to customize the PS.

1-3. [Versal ACAP users]: Explore the Re-customization Wizard.

- 1-3-1. When the wizard opens, click **Next** to move past the "Presets" page.
- 1-3-2. Click the **PS PMC** block to open a configuration window for the processing system and platform management controller (1).

This block more closely aligns with the Zynq families in that it provides access to the configuration information for the peripherals, AXI interconnects, clocking, etc.

New in the Versal family's architectures is the network on chip (NoC), which facilitates rapid data movement among the major blocks in the system and, unlike the other processing systems which contains their own DDR memory controllers, the CIPS block requires the NoC to gain access to up to four independent or coordinated DDR memory controllers.

- 1-3-3. Click each element in the list to see the options available for that sub-section (or click **Next** which will proceed through the list).
- 1-3-4. Click **Cancel** to return to the previous page without making any changes (2).
- 1-3-5. Click the **CPM** block to access the CPM (PCIe block and CPM interface) configuration settings (3).
- 1-3-6. Explore the various modes available for the PCIe blocks.
- 1-3-7. Click **Cancel** to return to the previous page without making any changes (4).




Figure 74: CIPS Recustomization Wizard - Page 2

- 1-3-8. Click **Cancel** to exit the wizard.

- 1-3-9.** Enter the following in the Tcl command line to run the Tcl proc to configure the Versal ACAP CIPS:

```
versalCIPSConfigure
```

This proc configures the CIPS IP so that the following instructions can be performed.

1-4. [All Zynq device users]: Select the page or specific block to re-customize.

- 1-4-1.** Click the topic in the Page Navigator or any green (active) box from the diagram.

Along the left are the navigational tabs that you will use to access different groups of parameters.

Note: Advanced mode is available for the MPSOC/RFSOC families, but not for the Zynq-7000 family. The figure below represents the MPSOC devices' Re-customization main dialog box. The Zynq-7000 family is similar, but less complex.




Figure 75: Navigating the Zynq PS Recustomization Dialog Box

- PS-PL Configuration: This page contains all the signals that cross the PS-PL boundary. For the Zynq-7000 devices, these signals are broken down further into:
 - General: Contains default baud rates for the UARTs, FTM trace buffer settings, PS-PL cross triggering enables, enables for the clock triggers, and reset.
 - DMA Controller: Contains enables for the four peripheral request interfaces.
 - GP Master AXI Interface: Enables/disables access to the GP Master AXI Interfaces to the PL.
 - GP Slave AXI Interface: Enables/disables access to the GP Slave AXI Interfaces from the PL.
 - HP Slave AXI Interface: Enables/disables access to the HP Slave AXI Interfaces from the PL and sets the port width.
 - ACP Slave AXI Interface: Enables/disables access to the ACP Slave AXI Interface from the PL.
- Peripheral I/O Pins (for Zynq-7000 SoC only)
- I/O Configuration (MIO Configuration for Zynq-7000 SoC)
- Clock Configuration

- DDR Configuration
- SMC Timing Calculation (for Zynq-7000 SoC only)
- Interrupts (Zynq UltraScale+ has this setting under PS-PL Configuration)
- PS-PL Configuration

Customizing the Zynq UltraScale+ MPSoC PS

The Zynq UltraScale+ MPSoC PS contains many customizable features. The following instructions will illustrate how to access various sections of the Zynq UltraScale+ MPSoC PS, not necessarily indicating which settings to configure.

1-1. Access the Re-customization dialog box.

1-1-1. Double-click the **Zynq UltraScale+** icon.

-- OR --

Right-click the **Zynq UltraScale+** icon and select **Customize Block**.




Figure 76: Customizing the Zynq UltraScale+ MPSoC

The Re-customization dialog box opens to reveal the Zynq block design.

1-2. Select the page or specific block to re-customize.

- 1-2-1.** Click the topic in the Page Navigator or any green (active) box from the Zynq Block Diagram.

Along the left are the navigational tabs that you will use to access different groups of parameters.




Figure 77: Re-customize IP Dialog Box

- PS-PL Configuration: This page contains all the signals that cross the PS-PL boundary. These signals are broken down further into:
 - General: Contains interrupts from PS to PL and PL to PS, Address Fragmentation parameters and others such as the RTC, DMA, and Live Audio and Video settings.
 - PS-PL Interfaces: Contains enables for all the available AXI masters and slaves including the ACP and ACE slave AXI interfaces.
 - Debug: PS - PL cross-trigger inputs and outputs and general-purpose inputs and outputs.
- I/O Configuration
- Clock Configuration
- DDR Configuration

Selecting a Zynq7 PS Preset Template

1-1. Configure the ZYNQ7 processing system using the Preset template.

- 1-1-1. Double-click the **ZYNQ7 Processing System** IP block to open the Re-customize IP dialog box.
- 1-1-2. Click **Presets** in the Re-customize IP dialog box.

This preset contains settings appropriate for your board, such as peripheral pin locations, DDR memory parameters, etc.

- 1-1-3. Select **the preset for your board**.




Figure 78: Selecting a Preset Template

- 1-1-4. Click **OK** to load the values associated with this preset.

Customizing the MicroBlaze Processor

1-1. Configure the MicroBlaze processor system with a Typical configuration.

The Typical configuration is one of several customizable configurations. It includes an MDM interface for debugging, instruction and data caches for use with DDR memory, and exception/interrupt handling. This configuration provides a balance between frequency, area, and overall performance.

- 1-1-1. Double-click the **MicroBlaze** IP block or right-click the **MicroBlaze** IP block and select **Customize IP**.




Figure 79: Starting Customization on the MicroBlaze Processor

The Re-customization IP dialog box opens.

- 1-1-2. Select **Typical** from the Predefined Configurations > Select Configuration drop-down list.




Figure 80: Selecting the Typical Configuration for the MicroBlaze Processor

Notice that the Enable Microprocessor Debug Module, Use Instruction and Data Caches, and Enable Exceptions options are automatically selected as part of the Typical configuration. Cache memory is good to have when dealing with slower memories such as DDR and Flash;

- 1-1-3.** Review the default settings for the Typical configuration.

The MicroBlaze processor can be built as either a 32-bit or 64-bit implementation.

- 1-1-4.** Select the 32-bit Implementation.

- 1-1-5.** Leave the General Settings pull-down option at **PERFORMANCE**.

While the predefined configurations and general settings (implementation optimization) choices define the general configuration and options of the MicroBlaze processor, other options can be selected and overloaded into the default settings made by these configurations. Generally, these options address supporting hardware for the core processor's capabilities and includes debugging capabilities through the MDM, caches, memory management units, etc.

- 1-1-6.** If selected, deselect the **Use Instruction and Data Caches** option.

- 1-1-7.** Ensure that the **Enable MicroBlaze Debug Module Interface** and **Enable Exceptions** options are selected.

This is done to illustrate how *preconfigured* settings can be overridden by the user. Cache is most useful when applied in conjunction with DDR memory. If the MicroBlaze processor is running entirely out of block RAM, the caches may actually degrade the performance of the system.

Note that there are several pages where modifications to this configuration can be made. You can explore these settings as time permits.

- 1-1-8.** Click **OK** to save this configuration.

Adding IP to an IP Integrator Block Design

1-1. Open the IP catalog.

1-1-1. The IP catalog can be opened in several ways:

- If the design is empty, add IP by clicking either '+' icon.




Figure 81: Opening the IP Catalog from the Initial Information Bar Display

- Right-click any background space in the workspace and select **Add IP**.




Figure 82: Opening the IP Catalog from Right-Clicking the Workspace

- Press <Ctrl + I> to open the IP catalog.

Important Note: Using Windows > IP Catalog will add the new IP to the top level of the design's hierarchy—it will NOT add the IP to the diagram! It is, however, possible to float this window and drag-and-drop IP into the Block Design canvas.

1-2. Once the IP catalog opens, search for *the desired piece of IP* and add it to the canvas.

- 1-2-1. Type all or part of the IP name into the Search field.
- 1-2-2. Locate **the desired piece of IP**.

Hint: You can scroll with the mouse or use the scroll bar on the right side of the list. The more of the IP name that you provide, the fewer items that you will need to manually scroll through.




Figure 83: Two Mechanisms to Search for IP

- 1-2-3. Double-click the name of the IP to add it to the design (if you use this method, the IP catalog will close after the IP has been added to the design).

or

Drag-and-drop the IP into the workspace.

The IP catalog remains open once the IP has been added to the design. This is a convenient way to quickly add multiple pieces of IP. Pressing the <Esc> key or clicking an open space in the canvas will close the IP catalog.

Customizing IP

Almost every piece of IP is customizable. This provides a great deal of flexibility to the designer to create a system that is tailored to specific needs.

1-1. Open the Re-customization Wizard for *the desired piece of IP*.

- 1-1-1. Double-click the IP block.

Alternatively, you can right-click the IP block and select **Customize Block** from the context menu.




Figure 84: Opening the Recustomization Wizard for a Piece of IP

The Re-customization Wizard for that piece of IP opens.

Making Manual Connections Between Two Objects in the IP Integrator

Making connections is a simple process in the IP integrator tool. Hover over a port or interface on a block with your mouse (the cursor changes to a pencil icon from the arrow icon). You can then click-drag the connection to a legal port or interface. As the connecting wire is stretched to its destination, an assistant runs in the background and places a green check mark next to all the ports or interfaces that can be connected when the cursor approaches a legitimate connection point.

There are two mechanisms for making these connections: Using the Run Connection Automation feature, which is available for most IP, and manual connections. The latter is addressed here.

1-1. Connect two IP blocks using the manual connection technique.

A "net" is another name for the wire, signal, or connection between two or more pins.

- 1-1-1. Click a **port or interface** to begin the connection process.




Figure 85: Hovering the Mouse Over a Port to Get the Pencil Icon

The port or interface is highlighted, showing that it has been selected and the cursor changes to a pencil, indicating that it is ready to draw/connect a wire.

- 1-1-2. Drag the pencil to **another port or interface**.

As the cursor approaches a valid port or interface, a green arrow appears next to legal connection points.



Figure 86: Finding Legal Connection Points

- 1-1-3. Release the mouse button to make the connection.



Figure 87: Finishing the Connection

Interfaces are connected in exactly the same way, except that interfaces are comprised of a bundle of signals rather than a single wire. The tools are designed to automatically make the proper connections between two compatible interfaces.

Note: If you want to exit this drawing mode, press <Esc>.

Renaming an IP Block

Renaming an IP block often helps the designer keep track of what that particular piece of IP *does* rather than what it *is*.

1-1. Rename the IP block **with the new name for this piece of IP**.

- 1-1-1. Click the desired IP block in the Block Design window to open its Block Properties dialog box (1).

The current name of the selected IP block appears in the Block Properties window when the General tab (located towards the bottom left of the window) is selected.

- 1-1-2. Enter the new name (**with the new name for this piece of IP**) for this specific piece of IP into the Name field (2).




Figure 88: Renaming an IP Block

- 1-1-3. Press <Enter> to save the change.

Adding a Port to an IP Integrator Block Diagram

Ports are constructs that allow signals to pass between hierarchical levels. Ports can be combined together to form interfaces. Here you will learn how to create a single port. Ports can take on a variety of special cases, all of which can be selected through the *type* parameter.

Port Type	Meaning
Clock	Clock signals: placed on clock networks; enter the frequency in the Frequency field
Reset	Reset network
Interrupt	For embedded systems: ports marked as interrupt are entered into the interrupt select table for the processor(s)
Data	General-purpose data signals
Clock Enable	Clock enable signals: used with clocks
Other	Undefined signals: cannot be connected to ports other than those marked as "other"

1-1. Create a port.

1-1-1. Right-click an unoccupied section of the Vivado IP integrator canvas (1).

1-1-2. Select **Create Port** (2).




Figure 89: Creating a New Port

The Create Port dialog box opens.




Figure 90: Create Port Dialog Box

- 1-1-3. Enter **the name of the port** in the Port name field.
- 1-1-4. Select the port direction as **input, output, or inout/bidirectional**.
- 1-1-5. Select the type to be **according to the table below**.
- 1-1-6. Ensure that the **Create vector** box is checked and If this port is more than one signal wide, select the Create vector option and indicate the range of the vector.
- 1-1-7. Click **OK**.

Adding an Interface Port to an IP Integrator Block Design

Interface ports are mechanisms that allow a grouping of signals to pass between hierarchy modules or hierarchical levels.

1-1. Create an interface port.

- 1-1-1. Right-click an unoccupied section of the IP integrator canvas (1).
- 1-1-2. Select **Create Interface Port** from the context menu (2).




Figure 91: Creating an Interface Port

Note: You can also press <Ctrl + L>.

The Create Interface Port dialog box opens.

- 1-1-3. Enter the name of the interface port.

- 1-1-4. Enter or select the VLNV.

VLNV stands for vendor, library, name, and version. Typically this option is populated by the tool.

- 1-1-5. Select **if the interface port is a master, slave, or monitor.**

- 1-1-6. Select **to connect to the specified port or just have the interface port floating.**




Figure 92: Create Interface Port Dialog Box

- 1-1-7. Click **OK**.

Making a Pin or Interface External

There are several mechanisms for making a pin or interface external. The easiest way is described here.

1-1. Make your ports and/or interfaces external to the block design.

- 1-1-1. Locate the IP block containing the pin or interface you want to make external.

Right-click the pin or interface, making sure that just the pin of interest is highlighted.

- 1-1-2. Select **Make External**.




Figure 93: Making a Port or Interface External

A port is created, and a net is generated to connect it to the pin or interface that you specified.

Running Connection Automation

1-1. Use the Connection Automation to make connections to the desired piece of IP block.

- 1-1-1. Click **Run Connection Automation** in the Design tab information bar.




Figure 94: Running Connection Automation

This opens a Run Connection Automation dialog box listing all the IP blocks currently in the design that can have Designer Assistance run on it. IPs are listed in a hierarchy on the left where each child node of an IP node represents an interface that is eligible for automation. Any options associated with an automation will be shown on the right whenever an interface node is selected on the left.

- 1-1-2. Click the **Expand All** icon (\equiv) above the list of IPs in the left-hand panel so that you have a full view of all the IP available for connection automation.
- 1-1-3. Check **your interface ports**, on which Connection Automation will be run.

Notice how options appear on the right after the interface node is selected. In some cases, you want to leave all automation options at their defaults but, in other cases, it can be useful to customize the options here. For example, several automations allow you to select which clock or AXI master will be automatically connected to the IP.




Figure 95: Generic Run Connection Automation Wizard

- 1-1-4. Click **OK** to run the selected automation.

Connection Automation is fully capable of performing multiple connections—here a single connection was illustrated to show the basics of the capability.

Running Connection Automation for Multiple Modules

The Connection Automation Wizard automates many of the commonly used basic connections between IP catalog components in the block diagram editor. Connections include AXI, clocks, reset, and external ports. Specific connections, such as interrupts, IP specific, and custom user connections are not processed by the wizard and must be completed manually. Many IP blocks are supported by the Connection Automation Wizard.

1-1. Use Designer Assistance to automate multiple connections.

- 1-1-1. Click **Run Connection Automation** in the Design tab information bar.




Figure 96: Running Connection Automation

This opens a Run Connection Automation dialog box listing all the IP currently in the design that Designer Assistance can run automations on. IPs are listed in a hierarchy on the left where each child node of an IP node represents an interface that is eligible for automation. Any options associated with a particular automation will be shown on the right whenever an interface node is selected on the left.

- 1-1-2. Click the **Expand All** icon () to ensure that the list of available automations is fully visible.
- 1-1-3. Check the node that corresponds to automating connections for the following IPs and/or interface: **IP core**.

If asked to check *All*, select the top-level **All Automation** node. Similarly, selecting an IP node will automate connections to all interfaces available under that IP.

Notice how options appear on the right after the interface node is selected. In some cases, you want to leave all automation options at their defaults but, in other cases, it can be useful to customize the options here. For example, several automations allow you to select which clock or AXI master will be automatically connected to the IP.




Figure 97: Run Connection Automation Connecting the PS to MicroBlaze Processor (Zynq SoC)

- 1-1-4. Click **OK** to run the selected automation.

Note that use of Designer Automation is not a required part of the design flow. Any automation done via Designer Assistance can also always be done manually.

Running Block Automation

1-1. Use Block Automation to automate the configuration of recently instantiated IP.

- 1-1-1. Click **Run Block Automation** from the Designer Assistance information bar.



Figure 98: Designer Assistance - Block Automation (Run Connection Automation May be Absent)

This opens a Run Block Automation dialog box listing all the IP currently in the design eligible for block automation. IPs are listed in a hierarchy on the left and any options associated with a particular automation will be shown in the right pane whenever an IP instance is selected in the left pane.

- 1-1-2. Click the **Expand All** icon () to ensure that the list of available automations is fully visible (1).
- 1-1-3. Select either the top-level **All Automation** check box or individual blocks as listed below.

Unless otherwise indicated within the block list, maintain default automation options for all blocks.

- o Blocks: the desired piece of IP

- 1-1-4. Deselect **Apply Board Preset** when using Zynq devices, as this will undo any work that you have done in the processor's Re-customization Wizard (2).




Figure 99: Run Block Automation Dialog Box

- 1-1-5. Click **OK** to run the selected automation (3).

Locating Objects in the Board Design

Some designs can become quite large and complex. When "Regenerate Layout" is run, how can you find various IP blocks, nets, or ports/interfaces? This instruction reviews the use of the design hierarchy in locating objects.

1-1. Locate the object.

1-1-1. Locate the **Design** tab next to the Sources tab.

This is where all the elements in a design are located. Elements are organized into external interfaces, interface connections, ports, nets, hierarchical blocks, and IP.




Figure 100: Locating the Design Hierarchy View

1-1-2. Expand the branch corresponding to the type of element you are looking for (hierarchy block, port, etc.)

If you are looking for a specific port or interface on an IP block, you can expand that IP block. Hierarchy blocks contain their own hierarchy of elements.




Figure 101: Expanding Branches in the Design Hierarchy Tree

- 1-1-3. Click the specific element or elements that you want to locate.

The Schematic view will highlight (select) that item.

Mapping Peripheral Addresses

Ensuring that each peripheral has its own memory location is a key aspect of getting the hardware and software to work together.

1-1. Ensure that all peripherals have an address assigned to them.

- 1-1-1. Select the **Address Editor** tab (1).
- 1-1-2. Click the **Expand** icon (2) to expand all the entries in the window (2).
- 1-1-3. Search for any field containing the text "Unmapped Slaves" (3).



Figure 102: Verifying Peripheral Addresses

This field will appear *only once for each AXI tree*.

If there are unmapped devices, continue with the next instruction; otherwise skip the next instruction.

1-2. Assign addresses for any peripheral that do not yet have an address assigned to them.

- 1-2-1. Expand the tree until you see the unmapped devices (1).
- 1-2-2. Right-click the peripheral that you want to assign an address to or select **Unassigned** to assign addresses to all unassigned elements (2).
- 1-2-3. Select **Assign Address** to assign addresses peripheral by peripheral.

-- OR --

Select **Assign All** to assign addresses to all peripherals that do not have an address assigned to them (3).




Figure 103: Opening the Dialog Box for Assigning an Address

Generating Output Products

Once a block design is complete, its output products can be generated. The synthesis task automatically runs this phase; however, other operations require the output products, such as exporting a block design.

1-1. Generate the output products for the items you want.

1-1-1. Select **the items you want** to generate the output products.

It may be necessary to expand the hierarchy in the Sources window to locate the object(s) of interest.

1-1-2. Right-click the items and select **Generate Output Products** from the context menu.




Figure 104: Selecting the Items to Generate Output Products For

The Generate Output Products dialog box opens, listing which output products will be generated.

How the design will be synthesized is up to the user. *Global* means that all the IP in the design (along with the user code) is synthesized as a whole. *Out of context per IP* will synthesize and generate a netlist for each piece of IP. *Out of context per Block Design* will synthesize only the contents of the selected block design.

- 1-1-3.** Select the **Global** synthesis option so that the complete design—the block design, its IP, and the user code (including the wrapper)—will be generated as a single module (1).

If you are changing the settings from out of context to global, click **Apply**.

Note: Out of context is helpful when developing large designs with many blocks. Since each block is synthesized independently, if that block is not changed, then it is not resynthesized, which can offer significant time savings. Contrast this with the Global synthesis option in which all aspects of the design will be resynthesized if any changes are detected.




Figure 105: Managing the Output Products

The Run Settings specify the number of processors on your development machine that you would like to run the task on. Generally, this is set to the maximum number of processors.

- 1-1-4.** Click **Generate** to start the generation process (2).

When generation completes, a success dialog box opens.




Figure 106: Successful Output Products Generation

- 1-1-5.** Click **OK** to close the Generate Output Products dialog box.

Creating a Hierarchical Block in a Block Design

Hierarchy blocks are useful for grouping similar logic together to simplify cluttered block designs.

1-1. Create and name a hierarchy block.

There are two processes involved in creating a hierarchy block. One is the creation of a hierarchy block; the other is the addition of IP to the block.

These two tasks can be performed in either order:

- **Select the IP to be included in the hierarchy block and create a hierarchy block around that IP**
- **Create an empty hierarchy block and add IP to it.**

These processes are not mutually exclusive because once a hierarchy block is created, additional IP can be added to it regardless of how the hierarchy block was initially created.

The following describes how to create an empty hierarchy block.

1-1-1. Right-click in the block diagram.

1-1-2. Select **Create Hierarchy** from the context menu.

The Create Hierarchy dialog box allows you to specify the name for the hierarchy.

1-1-3. Enter **the name of your hierarchy** in the Cell name field.




Figure 107: Create Hierarchy Dialog Box

1-1-4. Click **OK** to create an empty hierarchy.

Note that if you were to select the IP from the canvas and/or the Design view, then follow the above tasks—you will create the hierarchy block with the IP already included in it.

Adding IP to a Hierarchy Block

IP can be added to a hierarchy block before or after the hierarchy block is created.

1-1. Add your **IP modules** IP blocks to the hierachal block.

1-1-1. Select **your IP modules** IP blocks.

This can be done graphically by using <**Ctrl** + **click**> to select each piece of IP from the canvas as well as selecting the IP from the Design tab.

Note that when you select the IP blocks in the block diagram, they will also be highlighted in the Design window and vice versa.

1-1-2. Drag-and-drop the selected IP into the name of your hierarchy.

This is performed by pressing the <**Ctrl**> key and clicking (but not releasing) one of the IP blocks. Drag the selected item into the name of your hierarchy by moving the cursor of the hierarchy block and then releasing the mouse button.

When moving the IP, you will notice the "plus-sign-in-a-diamond" appear in the IP's outline. This indicates that it will be added to the hierarchy block that it is being dragged over.




Figure 108: Example of Dragging IP into a Hierarchical Block

Alternatively, before creating the hierarchical block, you can select the IP from the canvas or from the Design tab and then right-click the canvas to open the context menu and select **Create Hierarchy**. The hierarchical block will be created with the selected IPs added to it.

Expanding the Contents of a Hierarchical Block

Sometimes it is easier to understand the diagram when the contents are displayed in another tab, but sometimes you want to see the context of how the contents of a hierarchical block interact with the current level of hierarchy.

1-1. Expand the name of your hierarchy.

1-1-1. Locate **the name of your hierarchy**.

This can be done by visually searching through the canvas, or using the alphabetical list of items in the Design tab.

1-1-2. Click the '+' sign in the upper-left corner of the hierarchy block.



Figure 109: Expanding a Hierarchy Block

Note: The hierarchy block can be collapsed by clicking the '-' button in the upper-left corner.

Opening a Hierarchical Block in a New Tab

Once a hierarchy exists, there are times when you might want to see what is happening inside the block. Here's how to access the contents of a hierarchy block.

1-1. Open the name of your hierarchy in a new tab.

As with many other features of the tool, there are several ways to gain entry into the hierarchy block. First, you must identify which block you want to enter.

1-1-1. Identify the block that you want to enter.

This can be done in one of two ways:

- Right-click the hierarchy block and select **Open in new tab** or press <F4>.




Figure 110: Opening the Hierarchy Block in a New Tab

- Alternatively, you can use the hierarchy browser, which is part of the Sources tab. When the block design is expanded, the individual pieces of IP are shown. Similarly, the Design tab divides the canvas into ports, nets, IP, and hierarchies. Each hierarchy is further sub-divided into ports, nets, IP, and other hierarchies.

1-1-2. From the Design tab (next to the Sources tab), double-click the **match_antimatch** entry to both expand the ports, nets, and IP within this hierarchy as well as open a new tab with only the contents of the hierarchy present.

- 1-1-3. Select **the name of your hierarchy** from the list of hierarchies to open the hierarchy in a new tab.

Note: If the block design hierarchy list is not as shown in the figure, click the **Settings** symbol in the extreme top-right corner. Go to the General section and select the **Show Hierarchy** option to enable this capability. The hierarchy can be opened from this location as well as the Design tab.




Figure 111: Access the Hierarchical Blocks in a Block Diagram

A new tab with the name Diagram - the name of your hierarchy opens.

Marking Signals for Debugging

The Vivado IP integrator enables you to *mark* signals for debugging. These signals are collected and automatically tied into a special type of debugging core called the Integrated Logic Analyzer (ILA). This type of core, unlike the VIO, contains both simple and complex triggering mechanisms and memory for storing full-speed samples.

1-1. Mark the net or nets that you want to mark for debugging for debug.

1-1-1. Select the net or nets that you want to mark for debugging.

You can select them from the canvas or Design list window.




Figure 112: Selecting Nets

1-1-2. Right-click to open the context menu.

1-1-3. Select **Debug**.




Figure 113: Marking the Nets for Debugging

Updating IP

The Vivado Design Suite continuously checks for possible problems during all phases of operation.

When older designs are brought into a newer version of the Vivado Design Suite, there is often a mismatch between the IP versions in the design and those that are available in the newer version of the tools. These discrepancies are reported in both a pop-up dialog box as well as the Report IP Status command.

While there are a few reasons for keeping the original version of the IP, it is usually preferable to update the IP by using the Report IP Status command.

1-1. Run the IP Status report to identify which IPs are locked (out of date) in the block design.

1-1-1. If it is not already available, open the block diagram.

When the Diagram tab is selected, the information bar indicates if any IP blocks are out of date and need to be upgraded. From here you can generate the IP Status report.




Figure 114: Report IP Status Command in the Block Design

1-1-2. Click **Report IP Status** in the information bar to generate the IP Status report.

Alternatively, you can run select **Tools > Report > Report IP Status** to generate the IP Status report.

1-1-3. Review the IP Status report.

The IP Status report gives you the status of all IP in the design, current and recommended versions of IP if the IP needs to be upgraded, the change log of IP revisions, etc.

The IP Status column provides you the reason for IP being locked.




Figure 115: IP Status and Recommendation Columns IP Status Report

1-2. Upgrade your IP modules to the current version.

- 1-2-1. Place a check in the checkbox of the IP you want to upgrade to indicate that you will take further action on these cores (1).
- 1-2-2. Click **Upgrade Selected** in the IP Status window to begin the IP upgrade process (2).




Figure 116: IP Status Report

- 1-2-3.** Click **OK** in the Upgrade IP dialog box to acknowledge the upgrading of the selected IP to the current version.




Figure 117: Upgrade IP Dialog Box

- 1-2-4.** Rerun the IP Status report to confirm that all the IP have been upgraded.

Regenerating the Layout

The canvas can be somewhat disorganized after manual edits. The IP integrator tool can automatically reconfigure the layout to be aesthetically pleasing.

1-1. Regenerate the layout.

- 1-1-1.** Right-click anywhere on the canvas and select **Regenerate Layout**.

Alternatively, you can click the **Regenerate Layout** icon.




Figure 118: Regenerating the Layout

Running a Design Rule Check/Design Validation

Each time an IP is connected, a suite of partial design rule checks automatically runs. Design validation is a more comprehensive (but not exhaustive) block design-wide verification and must be run manually.

1-1. Run a manual design validation.

- 1-1-1. Select **Tools > Validate Design** or press **<F6>**.




Figure 119: Validating the Design

When design validation is complete, results are reported via the **Messages** tab at the bottom of the Vivado IDE.

Because many messages may be displayed, you have the option of filtering what to view.

If no issues are found, then a dialog box will appear that reports that validation succeeded.

- 1-1-2. Click **OK** to close the dialog box.

If issues were located:

- 1-1-3. Select the **Messages** tab to view the items discovered by the validation process.
- 1-1-4. Filter the results by selecting or deselecting the types of messages you want to see: Error, Infos, or Status messages.

The display is automatically updated.

Hyperlinks are provided to help you quickly locate the issue.



Figure 120: Viewing the Results of the Design Validation

- 1-1-5. Correct any issues and rerun validation until no more issues are found.

Validating the Block Design

1-1. Validate the design to catch any connection and address map errors.

- 1-1-1. Select **Tools > Validate Design** or press **<F6>**.

Any issues are displayed in the Console window.

- 1-1-2. Click **OK** to close the window.

Saving the Block Design

1-1. Save the block design.

- 1-1-1. Select **File > Save Block Design** to save the block design.

Alternatively, you can press **<Ctrl + S>**.




Figure 121: Saving the Block Design

Generating a Wrapper for a Block Design

While a block design can be directly converted into a structural netlist, block designs are most frequently used as structural modules within a larger design.

Typically, once the design is complete, an HDL wrapper is created that instantiates the design and provides a platform for adding other logic. This wrapper can be automatically generated (and optionally terminated) by the tools, or it can be added manually by the user.

1-1. Create a wrapper for the block design.

- 1-1-1. Ensure that the Sources tab is selected; if it is not, select it to open the Sources view (1).

While the block diagram can be found under any of the tabs found at the bottom of the pane (Hierarchy, IP Sources, Libraries, or Compile Order), it is shown here from the Hierarchy tab as this is a common practice.

- 1-1-2. Using the Sources > Hierarchy tab, right-click the block design under the Design Sources node (2).

Notice the icon (ढ) which indicates that this entry is a block design.

This will open a pop-up window to actions that can be taken for this entry.

- 1-1-3. Select **Create HDL Wrapper** to begin the wrapper creation process (3).




Figure 122: Selecting Create HDL Wrapper

The Create HDL Wrapper dialog box opens, showing a list of options relating to how the wrapper should be handled once generated.

Two choices are presented:

- Generate a wrapper that you can manually edit, which is useful when you have additional logic to add to the top-level wrapper, or
- Generate a wrapper that is managed by the Vivado Design Suite, which is ideal for designs that are fully described by one or more block designs.

1-1-4. Select the option which best matches your needs (typically this is the default option of letting the Vivado Design Suite manage the wrapper).




Figure 123: Generating the Wrapper and Copying the Generated File into the Project

This will produce a wrapper file in the target language. You can double-click it to open it in a new editor window. The project hierarchy will automatically be adjusted to reflect the addition of this new file.

Note: Many simulations require Verilog. If this is necessary for your simulation tool, select **Project Manager > Settings > Target Language** to cause the tools to generate all sources in Verilog, including the wrapper.

1-1-5. Click **OK** to create the wrapper.

Vivado Elaborated Design Operations

In This Section

Opening the Elaborated Design	95
Creating a Schematic on an Elaborated Design	95
Running UltraFast DRC Checks on the Elaborated Design.....	95
Running DRC Checks on the Elaborated Design.....	95
Closing the Elaborated Design.....	96

Opening the Elaborated Design

1-1. Open the elaborated design.

- 1-1-1.** Click **Open Elaborated Design** under RTL Analysis in the Flow Navigator to elaborate the design.

The elaborated RTL design enables various analysis views, including RTL Netlist, Schematic, and Graphical Hierarchy. These views have a cross-select feature, which allows you to debug and optimize the RTL.

The Elaborate Design dialog box opens.

- 1-1-2.** Click **OK** in the dialog box to open the elaborated design.

Creating a Schematic on an Elaborated Design

1-1. Create a Schematic on an Elaborated Design.

- 1-1-1.** In the Flow Navigator, under RTL Analysis > Elaborated Design, click **Schematic**.

The RTL Schematic opens in the main workspace area.

Running UltraFast DRC Checks on the Elaborated Design

1-1. Run UltraFast™ design methodology DRC checks on the elaborated design.

- 1-1-1.** Click **Report Methodology** under RTL Analysis > Open Elaborated Design in the Flow Navigator.

The Report Methodology dialog box opens.

- 1-1-2.** Click **OK** to run the design methodology checks and find errors or problems in the current design.

Running DRC Checks on the Elaborated Design

1-1. Run DRC checks on the elaborated design.

- 1-1-1.** Click **Report DRC** under RTL Analysis > Open Elaborated Design in the Flow Navigator.

The Report DRC dialog box opens.

- 1-1-2.** Select **default** in the Vivado Rule Decks section.

- 1-1-3.** Observe the categories in the **Rules** section.

- 1-1-4.** Click **OK** to generate the DRC report.

Closing the Elaborated Design

1-1. Close the elaborated design.

- 1-1-1. Select **File > Close Elaborated Design** to close the elaborated design.

The Confirm Close dialog box opens.




Figure 124: Confirm Close Dialog Box

- 1-1-2. Click **OK**.

Vivado Simulation Operations

In This Section

Running Behavioral Simulation.....	97
Running Timing Simulation.....	97
Accessing Simulation Settings	98
Closing Vivado Simulation.....	99

Running Behavioral Simulation

1-1. Run behavioral simulation using the Vivado simulator.

A simulation wrapper is generated by the tools. There is a situation found in the 2022.2 release of the tools where a simulation will fail to run. If this happens to you, the workaround is to remove the simulation wrapper and rerun the simulation as follows:

- o Locate and select the simulation wrapper in the Sources tab.

Hint: Expand **Simulation Sources** > **sim_<#>**.

- o Press <**Delete**> to remove the file.




Figure 125: Removing the Simulation Wrapper (Example)

- o Click **OK** to confirm the deletion.

1-1-1. Select **Simulation > Run Simulation > Run Behavioral Simulation** under Simulation from the Flow Navigator.

The simulation window opens, and the simulation runs for the length of time specified in the Simulation Settings (1 us default).

You can alternatively start the Vivado simulator by entering `launch_simulation` in the Tcl command line.

Running Timing Simulation

1-1. Run behavioral simulation using the Vivado simulator.

1-1-1. Select **Run Simulation > Run Post-Implementation Timing Simulation** from the Flow Navigator, under Simulation.

The simulation window opens and the simulation runs for the length of time specified in the Simulation Settings (1 us default).

Accessing Simulation Settings

1-1. Open the simulation settings.

1-1-1. Select **Settings** in the Flow Navigator, under Project Manager and go to **Simulation**.

The simulation settings opens and contains five sub-tabs: Compilation, Elaboration, Simulation, Netlist, and Advanced.




Figure 126: Vivado Simulator Settings

Closing Vivado Simulation

1-1. Close the simulation.

- 1-1-1. Select **Simulation** in the Flow Navigator, then right-click and select **Close Simulation**.
- 1-1-2. Click **OK** to close the simulation.

Vivado Synthesis Operations

In This Section

Setting Synthesis Options.....	100
Running Synthesis.....	101
Opening the Synthesized Design.....	102
Reloading the Synthesized Design	103
Generating a Utilization Report.....	103
Generating a Clocks Networks Report.....	104
Running a DRC Report on the Synthesized Design	104
Opening the Timing Constraints Window after Synthesis	104
Generating a Timing Summary Report on the Synthesized Design	105
Running Simultaneous Switching Noise (SSN) Analysis.....	106
Generating a Clock Interaction Report on the Synthesized Design	106
Closing the Synthesized Design	107

Setting Synthesis Options

1-1. Set the synthesis options.

- 1-1-1. Click **Synthesis Settings** under Synthesis in the Flow Navigator.

Alternatively, you can select **Flow > Synthesis Settings**.




Figure 127: Selecting Synthesis Settings

The Synthesis Project Settings dialog box opens.

Note that the strategy is set to **Vivado Synthesis Defaults**.




Figure 128: Synthesis Project Setting Dialog Box

- 1-1-2. Click the field next to the "**-flatten_hierarchy**" option and select **rebuilt**, if it is not already selected.

This option allows the design hierarchy to be more useful for design analysis because many logical references will be maintained.

- 1-1-3. Click **OK**.

Running Synthesis

1-1. Run synthesis.

1-1-1. Expand **Synthesis** in the Flow Navigator (1).

1-1-2. Click **Run Synthesis** (2).

Alternatively, you can also select **Flow > Run Synthesis** or press **<F11>**.




Figure 129: Running Synthesis

The Launch Runs dialog box opens.

1-1-3. Ensure that the **Launch runs on local host** option is selected (1).

1-1-4. Select the largest values from the *Number of jobs* drop-down list (2).

This allocates the number of processor cores recruited to run synthesis. Generally, the more cores, the faster synthesis completes.




Figure 130: Setting the Launch Run Configuration

1-1-5. Click **OK** to launch the runs (3).

- 1-1-6.** Click **Save** if you are asked to save your files.

Once synthesis completes, you are asked what task you want to perform next: run implementation, open the synthesized design, view reports, or none of the above.

- 1-1-7.** Select **whatever process you want to perform next or Cancel to exit the dialog box** (1).
- 1-1-8.** [Optional] If you are familiar with accessing these various capabilities, you can disable this dialog box from appearing again by selecting **Don't show this dialog again** (2).




Figure 131: Selecting After Synthesis Options

- 1-1-9.** Click **OK** to take the action you just selected (3) or click **Cancel** to simply close the dialog box.

Opening the Synthesized Design

1-1. Open the synthesized design.

- 1-1-1.** Click **Open Synthesized Design** under Synthesis in the Flow Navigator.

Alternatively, you can select **Flow > Open Synthesized Design**.



Figure 132: Opening the Synthesized Design

Reloading the Synthesized Design

When you make any changes to the XDC file, such as commenting, uncommenting, and adding constraints, then synthesis goes into an out-of-date state.

1-1. Reload the synthesized design.

- 1-1-1. Click the **more info** link at in the top-right corner status bar and then click the **Force up-to-date** link.




Figure 133: Force-up-to-date Link

- 1-1-2. Click the **Reload** link in the status bar to reload the synthesized design.




Figure 134: Reload Link

The synthesized design will open with any changes applied to it.

Generating a Utilization Report

1-1. Generate a Utilization report.

- 1-1-1. Click **Report Utilization** under Synthesized Design in the Flow Navigator.

Alternatively, you can select **Reports > Report Utilization**.

Generating a Clocks Networks Report

1-1. Generate a Clocks Networks report.

- 1-1-1. Click **Report Clock Networks** in the Flow Navigator under Synthesized Design.

Alternatively, you can select **Reports > Timing > Report Clock Networks**.

The Report Clock Networks dialog box opens.

- 1-1-2. Click **OK**.

Running a DRC Report on the Synthesized Design

1-1. Run a DRC report on the synthesized design to check for any violations.

- 1-1-1. Click **Report DRC** under Synthesis > Synthesized Design in the Flow Navigator.

The Report DRC dialog box opens.

- 1-1-2. Select **default** in the Rule Decks section of the Report DRC dialog box.

- 1-1-3. Click **OK** to start the default DRC checks on the synthesized design.

Opening the Timing Constraints Window after Synthesis

1-1. Open the Timing Constraints window.

- 1-1-1. Select **Window > Timing Constraints**.

This window can also be opened by clicking **Edit Timing Constraints** under Synthesized Design in the Flow Navigator.

The Timing Constraints window opens in the main workspace area.

Generating a Timing Summary Report on the Synthesized Design

The timing summary command is accessible in the Vivado Design Suite GUI once the synthesized design is opened in the Vivado IDE. If the synthesized design is not opened in the GUI and you do not remember how to open the design, refer to the "Opening the Synthesized Design" section in the *Lab Reference Guide*.

1-1. Generate a Timing Summary report.

- 1-1-1. Click **Report Timing Summary** under **Synthesis > Open Synthesized Design** in the Flow Navigator.

The Report Timing Summary dialog box opens.




Figure 135: Report Timing Summary Dialog Box

- 1-1-2. Click **OK** to generate the Timing Summary report using the default settings.

The Design Timing Summary window opens at the bottom in the Timing tab.

Running Simultaneous Switching Noise (SSN) Analysis

Simultaneous switching noise (SSN) analysis can be performed to help identify potential signal integrity issues.

1-1. Run SSN on the design.

- 1-1-1.** From the Flow Navigator, click **Report Noise** under Synthesis > Synthesized Design.
- 1-1-2.** Click **OK** in the Report Noise dialog box.

The Noise Report window opens at the bottom in the Noise tab.

Generating a Clock Interaction Report on the Synthesized Design

The clock interaction command is accessible in the Vivado Design Suite GUI once the synthesized design is opened in the Vivado IDE. If the synthesized design is not opened in the GUI and you do not remember how to open the synthesized design, refer to the "Opening the Synthesized Design" section in the *Lab Reference Guide*.

1-1. Generate a Clock Interaction Report.

- 1-1-1.** In the Flow Navigator, under Synthesis > Synthesized Design, select **Report Clock Interaction**.

Alternatively, you can select **Tools > Timing > Report Clock Interaction**.

The Report Clock Interaction dialog box opens.

- 1-1-2.** Click **OK** with the default settings.

The Clock Interaction Report opens in GUI mode.

Closing the Synthesized Design

1-1. Close the synthesized design.

1-1-1. Select **File > Close Synthesized Design**.

The Confirm Close dialog box may open.




Figure 136: Confirm Close Dialog Box

1-1-2. Click **OK** to close the synthesized design if the Confirm Close dialog box opens.

Alternatively, you can also close the synthesized design by clicking the **X** in the Synthesized Design status bar at the top or entering the Tcl command `close_design` in the Tcl Console.

Vivado Implementation Operations

In This Section

Setting Implementation Options	108
Running Implementation	109
Running All Tools – RTL to Bitstream	110
Generating a Utilization Report on the Implemented Design	112
Opening the Implemented Design.....	113
Generating a Timing Summary Report on the Implemented Design	113
Generating a Clock Interaction Report on the Implemented Design.....	114
Closing the Implemented Design	114
Generating Clock Networks	115
Generating a Power Report on an Implemented Design.....	115
Generating the Bitstream	116

Setting Implementation Options

1-1. Set the implementation options.

- 1-1-1. In the Flow Navigator, under Implementation, click **Implementation Settings**.

Alternatively, you can select **Flow > Implementation Settings**.




Figure 137: Clicking Implementation Settings

The Implementation Settings dialog box opens.

Note that the default strategy is set to **Vivado Implementation Defaults**.




Figure 138: Implementation Settings Dialog Box

Note: You can select any option as needed, such as changing the **-directive** options from **Default** to **Explore**, for example.

- 1-1-2. Click **OK**.

Running Implementation

1-1. Implement the design.

- 1-1-1.** Click **Run Implementation** in the Flow Navigator (under Implementation).

Alternatively, you can select **Flow > Run Implementation**.




Figure 139: Selecting Run Implementation

Note: If needed, click **OK** to launch synthesis first if prompted.

Notice that the tools run all of the processes required to implement the design. This means that if the synthesized netlist is not available already, the Vivado Design Suite will run synthesis before running implementation.

After implementation completes, the Implementation Completed dialog box opens. The dialog box prompts you to open the implemented design, generate the bitstream, or view reports.

- 1-1-2.** Click **OK** again to launch the selected runs.

- 1-1-3.** Select **Open Implemented Design**.




Figure 140: Implementation Completed Dialog Box

- 1-1-4.** Click **OK**.

Running All Tools – RTL to Bitstream

At this point, it assumed that the design sources, including HDL files, IP catalog components, and other sources (if present), are instantiated and that the design is functionally completed. Further, all constraint files should have been added to the project by the time the bitstream is generated.

1-1. Synthesize and implement the design and create a bitstream.

These steps can be executed individually to aid in performance examination and debugging. If you are confident that the design source modules are error free and the tool properties are properly set, then all three of these steps can be completed by just engaging the Generate Bitstream tool.

This tool with check if the synthesis and implementation runs exist and have been completed error free. This option saves you from having to monitor intermediate tool completion and starting the next tool.

1-1-1. Using the Flow Navigator, under Program and Debug, click **Generate Bitstream**.




Figure 141: Generating the Bitstream

Alternatively, you can select **Flow > Generate Bitstream**.




Figure 142: Generating the Bitstream

Notice that the tools run all of the processes required to generate a bitstream. This means that if the synthesized netlist is not available already, the Vivado Design Suite will run synthesis before running implementation and then generating the bitstream.

- 1-1-2. If the No Implementation Results Available dialog box appears, click **Yes** to proceed with launching the synthesis and implementation tools.




Figure 143: No Implementation Results Available Dialog Box

After bitstream generation completes, the Bitstream Generation Completed dialog box opens. The dialog box prompts you to open the implemented design, view reports, or open the hardware manager.



Figure 144: Bitstream Generation Completed Dialog Box

Generating a Utilization Report on the Implemented Design

1-1. Generate a Utilization report on the implemented design.

1-1-1. Click **Report Utilization** under Implemented Design in the Flow Navigator.

Alternatively, you can select **Reports > Report Utilization**.

The Report Utilization dialog box opens.




Figure 145: Report Utilization Dialog Box

1-1-2. Click **OK**.

The Design Utilization Summary window opens at the bottom in the Utilization tab.

Note that the FPGA resources are listed in a hierarchical format for each RTL design module.

Opening the Implemented Design

1-1. Open the implemented design.

- 1-1-1. Click **Open Implemented Design** under Implementation in the Flow Navigator.

Alternatively, you can select **Flow > Open Implemented Design**.



Figure 146: Opening the Implemented Design

Note that the Timing Summary report is automatically generated in read only mode when the implemented design is opened.

Generating a Timing Summary Report on the Implemented Design

The timing summary command is accessible in the Vivado Design Suite GUI once the implemented design is opened in the Vivado IDE. If the implemented design is not opened in the GUI and you do not remember how to open the design, refer to the "Opening the Implemented Design" section in the *Lab Reference Guide*.

1-1. Generate a Timing Summary report.

- 1-1-1. Click **Report Timing Summary** under **Implementation > Implemented Design** in the Flow Navigator.

The Report Timing Summary dialog box opens.




Figure 147: Report Timing Summary Dialog Box

- 1-1-2. Click **OK** to generate the report using the default settings.

The Design Timing Summary window opens at the bottom in the Timing tab.

Note that failing timing paths are indicated in red.

Generating a Clock Interaction Report on the Implemented Design

The clock interaction command is accessible in the Vivado Design Suite GUI once the implemented design is opened in the Vivado IDE. If the implemented design is not opened in the GUI and you do not remember how to open the implemented design, refer to "Opening the Implemented Design" section in the *Lab Reference Guide*.

1-1. Generate a Clock Interaction Report.

- 1-1-1.** In the Flow Navigator, under Implementation > Implemented Design, select **Report Clock Interaction**.

Alternatively, you select **Tools > Timing > Report Clock Interaction**.

The Report Clock Interaction dialog box opens

- 1-1-2.** Click **OK** with the default settings.

The Clock Interaction Report opens in GUI mode.

Closing the Implemented Design

1-1. Close the implemented design.

- 1-1-1.** Select **File > Close Implemented Design** to close the implemented design.

The Confirm Close dialog box opens.




Figure 148: Confirm Close Dialog Box

- 1-1-2.** Click **OK** to close the implemented design.

Alternatively, you can also close the implemented design by selecting **Flow > Close Implemented Design** or clicking the **X** in the Implemented Design status bar at the top.

Generating Clock Networks

1-1. Generate a Clocks Networks report.

- 1-1-1. In the Flow Navigator, under Implemented Design, click **Report Clock Networks**.

Alternatively, you can select **Tools > Report > Report Clock Networks**.

Generating a Power Report on an Implemented Design

1-1. Generate a Power report.

- 1-1-1. In the Flow Navigator, under Implementation > Implemented Design, click **Report Power**.

The Report Power dialog box opens.




Figure 149: Report Power Dialog Box

- 1-1-2. Click **OK**.

Generating the Bitstream

Now it is time to generate the bitstream.

Note: Do not perform this step as generating the bitstream will take approximately 3-4 hours depending on your system configuration. The instructions below are provided for review on what the necessary actions are.

For CloudShare users, if you are going to perform this step, you should do so in your local environment, not in CloudShare. This is because the memory available in CloudShare is 12 GB, and 16 GB is the minimum requirement. Generating the bitstream will still take approximately 3-4 hours.

1-1. Generate the bitstream.

- 1-1-1. Locate the **Generate Bitstream** entry under Program and Debug in the Flow Navigator.



Figure 150: Generate Bitstream in the Flow Navigator

- 1-1-2. Click **Generate Bitstream** to start the bitstream generation.

If neither synthesis nor implementation has been run, you will see a "No Implementation Results available" message.

- 1-1-3. Click **Yes** to continue the process as both synthesis and implementation will be run during the generation of the bitstream.

- 1-1-4. When the Launch Runs window opens, ensure that the **Launch runs on local host** option is selected.

- 1-1-5. Set the number of jobs to the highest number available.

This specifies how many CPU cores are allocated to this task.

- 1-1-6. Click **OK** to begin the bitstream generation process.

Track the progress using the status indicator in the upper-right corner of the workspace as well as in the design runs console. Successful completion of the bitstream is indicated with a message in the Console tab.

Errors are reported through pop-up messages.

Vivado Tcl Operations

In This Section

Running a Tcl Script from within the Vivado Design Suite	117
Clearing the Tcl Console.....	119
Generating a Timing Summary Report with the Tcl Interface.....	119
Using the llength Command to Obtain the Number of Paths Between Two Domains....	120
Using the join Command to Join All Timing Paths Between Two Domains	121
Building a Custom Timing Report with the Tcl Interface	122
Generating a List of High Fanout Nets in the Design	123
Building a Custom Timing Report.....	124

Running a Tcl Script from within the Vivado Design Suite

The Vivado Design Suite offers both GUI and scripted control. Tcl provides scripted control. These Tcl commands can be entered directly into the tool one at a time (or block copied), or an entire Tcl script can be loaded and executed (sourced).

1-1. Run a Tcl script.

- 1-1-1. Select the **Tcl Console** tab to view the console.
- 1-1-2. Locate the Tcl command line entry.

The command line entry can be found either on the Welcome page before a project is opened, or once a project has been opened.

From the Welcome screen:



Figure 151: Accessing the Tcl Console from the Getting Started Page

You can always click the Tcl tab to maximize/restore it.

From an opened project:




Figure 152: Entering Commands into the Tcl Console from an Open Project

Initially, the directory location begins within the tool installation directory.

- 1-1-3.** Change the current working directory to where the Tcl script is located by entering:

```
cd $::env(TRAINING_PATH) /<the topic cluster name>/support
```

Note: The Tcl proc `env` reaches out to the operating system and returns the value of the environment variable given by `TRAINING_PATH`. The `$` indicates that the value of that variable should be returned and the `::` indicates from which namespace the information should be pulled. Because there is nothing in front of the `::`, the global or base layer of the namespace is to be used.

- 1-1-4.** Verify that you are now where you want to be by entering the following into the Tcl command line:

```
pwd
```

This should show that you are within the `support` directory under the `<the topic cluster name>` directory within the training directory.

Note that the training directory can be anywhere in the system. The important part is that you are currently working from the `support` directory under `<the topic cluster name>`.

- 1-1-5.** Run the following Tcl command to run the helper Tcl script for this lab:

```
source your Tcl script.tcl
```

The Tcl script is run as though you typed each command included in the Tcl script into the Tcl command line. You can follow the execution of the script and monitor for any errors or warnings in the Tcl Console.

Clearing the Tcl Console

1-1. Clear the Tcl Console window.

This helps to make it clear how each command behaves.

- 1-1-1. From the Tcl Console, click the **Trash Can** icon in the Tcl Console toolbar.




Figure 153: Clearing the Tcl Console

A dialog box opens, asking you to confirm the clearing of the Tcl console.

- 1-1-2. Click **Yes** to clear the Tcl Console.

Generating a Timing Summary Report with the Tcl Interface

The timing summary command is accessible in the Vivado Design Suite GUI once the synthesized design or implemented design is opened in the Vivado IDE. If the synthesized/implemented design is not opened in the GUI and you do not remember how to open the design, refer to the "Opening the Synthesized Design" or "Opening the Implemented Design" section in the *Lab Reference Guide*.

1-1. Generate a timing report with the Tcl interface.

- 1-1-1. In the Tcl Console at the bottom of the GUI, enter the following command:

```
report_timing_summary -delay_type max -report_unconstrained  
-check_timing_verbose -max_paths 10 -input_pins
```

This displays the 10 worst paths per clock or per group and reports the unconstrained paths as well.

- 1-1-2. If you want to save the timing results to a text file, enter the following command:

```
report_timing_summary -delay_type max -report_unconstrained  
-check_timing_verbose -max_paths 10 -input_pins -file  
C:/<file_location>/<file_name>.txt
```

- 1-1-3.** If you want to see the timing results in the GUI use the `-name` option:

```
report_timing_summary -delay_type max -report_unconstrained  
-check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file  
C:/<file location>/<file name>.txt -name timing_1
```

- `-delay_type` – Values are min, max and min_max (sets the type of analysis to be run. For synthesized designs, only max delay analysis).
- `-report_unconstrained` – Reports the unconstrained paths in the report.
- `-check_timing_verbose` – Reports the missing timing constraints in the report.
- `-max_paths` – Number of worst paths to be displayed in the timing report.
- `-input_pins` – Shows the inputs pins the timing report.
- `-file` – Writes the output timing results to a file to the specified location.
- `-name` – To see the results in GUI mode.

Using the `llength` Command to Obtain the Number of Paths Between Two Domains

The `llength` Tcl command can be used to return the length of the list (elements).

For example:

```
set Vivado [list 1 2 3] --> returns the 1 2 3  
length $Vivado --> returns 3
```

1-1. Use the `llength` command to obtain the number of paths that exists between two domains.

- 1-1-1.** In the Tcl Console, generate the list of timing paths that exist between two domains with `get_timing_paths`:

```
get_timing_paths -from [get_clocks <clock_name>] -to [get_clocks  
<clock_name>] -max_paths 100
```

This command will display the timing paths that exist between the two clock domains.

- 1-1-2.** Use the `llength` command to return the number of paths that exist between the two clock domains:

```
llength [get_timing_paths -from [get_clocks <clock_name>] -to  
[get_clocks <clock_name>] -max_paths 100]
```

Using the join Command to Join All Timing Paths Between Two Domains

The `join` Tcl command can be used to join two strings or characters with a new line or another character.

For example:

```
set Vivado [1 2 3]
returns --> 1 2 3
join $Vivado \n
returns      --> 1
                  2
                  3
```

1-1. Use the `join` command to join the timing paths between two domains with a new line.

- 1-1-1. In the Tcl Console, generate the list of timing paths that exist between two domains with `get_timing_paths`:

```
get_timing_paths -from [get_clocks <clock_name>] -to [get_clocks <clock_name>] -max_paths 100
```

This command will display the timing paths that exist between the two clock domains.

- 1-1-2. Join the timing paths with a new line.

```
join [get_timing_paths -from [get_clocks <clock_name>] -to [get_clocks <clock_name>] -max_paths 100] \n
```

Note that `\n` adds a new line for each timing path.

Building a Custom Timing Report with the Tcl Interface

The `report_timing` command is accessible in the Vivado Design Suite GUI once the synthesized design or implemented design is opened in the Vivado IDE. If the synthesized/implemented design is not opened in the GUI and you do not remember how to open the design, refer to the "Opening the Synthesized Design" or "Opening the Implemented Design" section in the *Lab Reference Guide*.

The `report_timing` command displays specific timing paths only.

1-1. Generate a custom timing report with Tcl interface.

1-1-1. In the Tcl Console at the bottom of the GUI, enter the following command:

```
report_timing -from [startup points] -to [end points] -delay_type  
min_max -max_paths 10 -sort_by group -input_pins -name timing_1  


- -from – Startup points such as sequential components, F/F pins, etc.
- -to – End points such as data inputs of sequential components, etc.
- -delay_type – Values are min, max and min_max (sets the type of analysis to be run. For synthesized designs, only max delay analysis).
- -report_unconstrained – Reports the unconstrained paths in the report.
- -check_timing_verbose – Reports the missing timing constraints in the report.
- -max_paths – Number of worst paths to be displayed in the timing report.
- -input_pins – Shows the inputs pins the timing report.
- -file – Writes the output timing results to a file to the specified location.
- -name – To see the results in GUI mode.

```

For more information about the options that can be used with `report_timing`, type `report_timing -help` in the Tcl Console.

Generating a List of High Fanout Nets in the Design

1-1. Generate a list of high fanout nets in the design.

1-1-1. Enter the following command in the Tcl Console:

```
report_high_fanout_nets
```

The above command generates with default settings a report identifying the high fanout nets.

The default settings are:

- o -max_nets = 10 → Number of nets to report in the report.
- o -min_fanout = 1 → Report nets that have fanout greater than or equal to the specified integer. This allows you to report nets with specific fanout loads of interest.
- o -max_fanout = no maximum limit for default → Report nets that have fanout less than or equal to the specified integer. This allows you to report nets with specific fanout loads of interest.

The report shows the fanout, driver type and net name.

Net Name	Fanout	Driver Type
rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx	253	FDPE
clk_gen_i0/clk_core_i0/CLK_OUT2	149	BUF
rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx	129	FDPE
resp_gen_i0/Q[0]	43	FDRE
resp_gen_i0/Q[1]	39	FDRE
cmd_parse_i0/O4[1]	35	FDRE
clk_gen_i0/clk_div_i0/n_0_cnt[0].i_2	32	LUTS
clk_gen_i0/clk_div_i0/n_0_cnt_reg[0]	32	FDRE
uart_rx_i0/uart_rx_ctl_i0/O8	32	FDRE
rst_gen_i0/reset_bridge_clk_samp_i0/rst_clk_samp	31	FDPE

Figure 154: report_high_fanout_nets Report

Building a Custom Timing Report

The Report Timing options are identical to the Report Timing Summary options with the addition of a few more filtering options. Note that Report Timing does not cover Pulse Width reports.

1-1. Run the `report_timing` command to view specific timing paths.

1-1-1. Select **Tools > Timing > Report Timing**.

The Report Timing dialog box opens.




Figure 155: Report Timing Dialog Box: Targets Tab

Report Timing provides several filtering options that you must use in order to report a particular path or group of paths. The filters are based on the structure of a timing path.

- **Startpoints (From):** List of startpoints, such as sequential cell clock pins, sequential cells, input ports, bidirectional ports, or the source clock. If you combine several startpoints in a list, the reported paths will start from any of these netlist objects. The Rise/Fall filter selects a particular source clock edge.
- **Through Point Groups (Through):** List of pins, ports, combinational cells, or nets. You can combine several netlist objects in one list if you want to filter on paths that traverse any of them. You can also specify several Through options to refine your filters and report paths that traverse all groups of through points in the same order as they are listed in the command options.

- **Endpoints (To):** List of endpoints, such as input data pins of sequential cells, sequential cells, output ports, bidirectional ports or destination clock. If you combine several endpoints in a list, the reported paths will end with any of these netlist objects. In general, the Rise/Fall option selects a particular data edge. But if you specified a destination clock, it selects a particular clock edge.

The remaining three tabs in the Report Timing dialog box are similar to the Report Timing Summary dialog box. For more information, refer to the "Generating a Timing Summary Report with Description" section under in the *Lab Reference Guide*.

You also can customize the timing report by selecting the required startup points and end points and generating the custom timing report to view these specific timing paths only.

Vivado Timing Miscellaneous Operations

In This Section

Generating a Timing Summary Report with Description	125
Understanding the Path Detail Info from a Timing Path Report	127
Generating a Custom Schematic to Display a Selected Number of Failing Timing Paths	130

Generating a Timing Summary Report with Description

The timing summary command is accessible in the Vivado Design Suite GUI once the synthesized design or implemented design is opened in the Vivado IDE. If the synthesized/implemented design is not opened in the GUI and you do not remember how to open the design, refer to the "Opening the Synthesized Design" or "Opening the Implemented Design" section in the *Lab Reference Guide*.

1-1. Generate a timing summary report.

- 1-1-1. In the Flow Navigator, under Synthesized Design or Implemented Design, click **Report Timing Summary**.

The Report Timing Summary dialog box opens.




Figure 156: Timing Summary Report Dialog Box: Options Tab

- 1-1-2. Select the options in the Report Timing Summary dialog box and then click **OK**.

The Timing - Timing Summary -timing_1 window opens in the Timing tab at the bottom of the GUI.

Note that timing_1 is the default name of the timing report. You can change the name in the Report Timing Summary dialog box.




Figure 157: Design Timing Summary Window

Understanding the Path Detail Info from a Timing Path Report

The Timing Path Summary displays important information from the timing path details. You can review it to determine the cause of a violation without having to analyze the details of the timing path. Information includes slack, path requirement, data path delay, cell delay, route delay, clock skew, and clock uncertainty.

1-1. Review and understand the path detail information from the timing path report.

- Double-click a particular path to view its detailed timing path report.

This opens a Path <number> - report_name tab in the main workspace area.




Figure 158: Path Detail Information of a Selected Path

The timing path properties report provides a detailed summary of the timing path covered by the specific clock path group. When you click the links in the report, the logic objects are selected in other views. The timing path report provides the detailed information of the logic objects in the path and their associated delays for the source clock path, data path and the destination clock path. The details of the timing path report is as follows.

Timing Path Summary: Provides brief information about the timing path and reports slack for the timing path endpoints. The slack is the difference between the data required time and the data arrival timing at the path endpoint.

- Slack: A positive slack indicates that the path meets the path requirement, which is derived from the timing constraints. The Slack equation depends on the analysis performed.
 - Max delay analysis (setup/recovery): slack = data required time – data arrival time
 - Min delay analysis (hold/removal): slack = data arrival time – data required time

Data required and arrival times are calculated and reported in the other sub-sections of the timing path report.

- Source: The path startpoint and the source clock that launches the data. The startpoint is usually the clock pin of a sequential cell or an input port. When applicable, the second line displays the primitive and the edge sensitivity of the clock pin. It also provides the clock name and the clock edges definition (waveform and period).
- Destination: The path endpoint and the destination clock that captures the data. The endpoint is usually the input data pin of the destination sequential cell or an output port. Whenever applicable, the second line displays the primitive and the edge sensitivity of the clock pin. It also provides the clock name and the clock edges definition (waveform and period).
- Path Group: The timing group that the path endpoint belongs to. This is usually the group defined by the destination clock, except for asynchronous timing checks (recovery/removal) which are grouped in the **async_default** timing group. User-defined groups can also appear here. They are convenient for reporting purpose.
- Path Type: The type of analysis performed on this path.
 - Max indicates that the maximum delay values are used to calculate the data path delay, which corresponds to setup and recovery analysis.
 - Min indicates that the minimum delay values are used to calculate the data path delay, which corresponds to hold and removal analysis.

This line also shows which corner was used for the report: Slow or Fast.

- Requirement: The timing path requirement, which is typically:
 - One clock period for setup/recovery analysis.
 - 0 ns for hold/removal analysis, when the startpoint and endpoint are controlled by the same clock, or by clocks with no phase-shift.

When the path is between two different clocks, the requirement corresponds to the smallest positive difference between any source and destination clock edges. This value is overridden by timing exception constraints such as multicycle path, max delay and min delay.

- Data Path Delay: Accumulated delay through the logic section of the path. The clock delay is excluded unless the clock is used as a data. The type of delay corresponds to what the Path Type line describes.
- Logic Levels: The number of each type of primitives included in the data section of the path, excluding the startpoint and the endpoint cells.
- Clock Path Skew: The insertion delay difference between the launch edge of the source clock and the launch edge of the source clock and the capture edge of the destination clock, plus clock pessimism correction (if any).
- Clock Uncertainty: The total amount of possible time variation between any pair of clock edges. The uncertainty comprises the computed clock jitter (system and discrete), the phase error introduced by certain hardware primitives and any clock uncertainty specified by the user in the design constraints (set_clock_uncertainty). The user clock uncertainty is additive to the uncertainty computed by the Vivado timing engine.

Source Clock Path: Provides the detailed information of the logic objects in the path and their associated delays for the source clock path. This source clock path is the path followed by the source clock from its source point to the clock pin of the launching flip-flop.

Data Path: Provides the detailed information of the logic objects in the path and their associated delays for the internal circuitry, between the launching and capturing flip-flops. The active clock pin of the launching flip-flop is called the path startpoint. The data input pin of the capturing flip-flop is called the path endpoint.

Destination Clock Path: Provides the detailed information of the logic objects in the path and their associated delays for the destination clock path. The destination clock path is the path followed by the destination clock from its source point, typically an input port, to the clock pin of the capturing flip-flop.

Generating a Custom Schematic to Display a Selected Number of Failing Timing Paths

1-1. Generate a custom schematic to display a selected number of failing timing paths from the timing report.

- 1-1-1. In Design Timing summary window, select the **Show only failing checks** () icon in the top-left corner to show only failing timing paths.

- 1-1-2. Select the **N** number of failing paths using the <**Shift**> or <**Ctrl**> key.

N = required number such as 10, 11 , 20, etc.




Figure 159: Selecting Multiple Failing Timing Paths

- 1-1-3. Right-click and select **Schematic**, or press **F4**.




Figure 160: Selecting the Schematic Option for the Selected Paths

The Schematic tab opens in the main workspace area, showing the schematic for the selected paths.




Figure 161: Schematic Tab in the Main Workspace Area

Likewise, you can generate any custom schematic to view associated logic in the selected timing path(s).

Vivado Hardware Session Operations

In This Section

Implementing a Design and Generating a Bitstream	132
Opening the Hardware Manager	134
Downloading a Bitstream Using the Hardware Manager	137
Generating the Bitstream and Downloading the Design	138
Generating the Bitstream	141
Launching and Configuring the Terminal Emulator	142

Implementing a Design and Generating a Bitstream

1-1. Generate the implemented design and bitstream.

The Vivado Design Suite runs the equivalent of a "make" file that understands dependencies. If synthesis or implementation has not been run, and bitstream generation is requested, then the tools are smart enough to synthesize whatever modules need to be synthesized and implement the design before generating the bitstream.

- 1-1-1. Click **Generate Bitstream** from the Flow Navigator under Program and Debug to run all operations necessary to generate the bitstream.




Figure 162: Launching the Generate Bitstream Process

- 1-1-2. If you are presented with a warning that there aren't any implementation results available, click **Yes**.




Figure 163: Launch Runs Dialog Box

The default settings are sufficient for this run.

1-1-3. Click **OK** to proceed with synthesis, implementation, and bitstream generation.

1-1-4. Address any critical warning messages dialog boxes that appear and continue the bitstream generation operation.

You will need to determine if the critical warnings need to be addressed immediately or if they can be ignored.

When implementation is complete, the Implementation Complete dialog box opens.

The status indicator in the upper-right corner of the workspace will indicate when bitstream generation is complete as well as in the Design Runs tab in the bottom panel.

When generation is complete, the Bitstream Generation Completed dialog box opens.




Figure 164: Bitstream Generation Completed Dialog Box

You can view reports to review what was created or open the hardware manager to program the device or view the information from the Vivado analyzer tool.

You can also simply cancel to perform neither of these tasks. These tasks, and others, are still available through the Flow Navigator.

1-1-5. Click **Cancel** to perform none of these tasks and end the bitstream generation process.

OR

If you would like to quickly jump to one of these frequently used next steps, select the option of your choice and click **OK**.

Opening the Hardware Manager

The hardware manager is the portion of the Vivado Design Suite that enables the monitoring of cores that were added to a design.

1-1. Open the hardware manager.

- 1-1-1.** Click **Open Hardware Manager** in the Bitstream Completed dialog box and click **OK**.

The Hardware Manager window opens.

The hardware needs to be connected and the information bar invites you to open an existing or a new target.




Figure 165: Opening a Hardware Target

1-2. Connect the target through the New Target Wizard to guide you through the process.

- 1-2-1.** Click **Open target > Open New Target**.




Figure 166: Open Hardware Target Dialog Box

- 1-2-2.** Click **Next** to set the hardware server settings.

- 1-2-3.** Enter a name for the server.

Typically, this is left at its default value.




Figure 167: Setting the Server Name for the New Hardware Target

1-2-4. Click **Next** to select the hardware target.

1-2-5. Verify the hardware target.

This becomes important when there are multiple targets connected to the PC.

You can change the frequency of the JTAG cable if you are experiencing communications problems.

[Linux users]: If you receive an error saying that no active target is found, check the USB connections by selecting **Devices > USB** in the VirtualBox toolbar at the top.



Figure 168: Selecting the Hardware Target

- 1-2-6. Leave the frequency at its default value.




Figure 169: Selecting the Hardware Target

- 1-2-7. Click **Next** to view the hardware target summary.

A summary of the connection is displayed.




Figure 170: Summary of the Open Hardware Target Settings

- 1-2-8. Click **Finish** to connect to the new hardware target.

Downloading a Bitstream Using the Hardware Manager

Now that a hardware session is established, your task is to download a bitstream to your board.

1-1. Download a **bitstream** to the target board.

- 1-1-1. From the Hardware pane, identify the FPGA/SoC that you would like to program.
- 1-1-2. Right-click that entry and select **Program Device**.




Figure 171: Selecting Program Device

- 1-1-3. In the Program Device dialog box that opens, you can either use the default project bitstream or navigate to another bitstream.

It is normal for the *Debug probes file* field to be blank if your design has no debug cores.




Figure 172: Selecting the Bitstream and Programming the Device

- 1-1-4. Click **Program**.

A progress bar appears and, when complete, the dialog box closes.

Generating the Bitstream and Downloading the Design

1-1. Generate the bitstream.

- 1-1-1. Click **Generate Bitstream** from the Flow Navigator, under Program and Debug.




Figure 173: Generate Bitstream

- 1-1-2. Click **OK** to launch the runs.

Note that the Generate Bitstream process will try to resynthesize and implement the design if any process is out of date.

- 1-1-3. Click **Yes** if prompted to rerun any of the processes that are needed for bitstream generation.

- 1-1-4. Click **Cancel** in the Bitstream Generation Completed dialog box.

1-2. Power on the board.

- 1-2-1. Connect a USB cable from a USB port on your computer to the USB UART connector on the evaluation board.
- 1-2-2. Connect the USB cable to the Digilent USB JTAG interface.
- 1-2-3. Ensure that the power cord is plugged in and turn on the evaluation board.

- 1-2-4.** Make sure that the board settings are proper.




Figure 174: KC705 Evaluation Board

You may be prompted to install drivers when the board is first connected. Do not allow the driver installation to search the Web but allow it to search for the drivers on your computer.

- 1-2-5.** Ensure that all DIP switches (SW11) are in the off position.

1-3. Program the Kintex FPGA on the board using the hardware manager.

- 1-3-1.** Click **Open Hardware Manager** in the Flow Navigator, under Program and Debug.
- 1-3-2.** Click **Open Target > Open New Target**.
- 1-3-3.** Click **Next** in the Open New Hardware Target dialog box.
- 1-3-4.** Click **Next** in the Hardware Server Settings dialog box.
- 1-3-5.** Click **Next** in the Select Hardware Target dialog box.
- 1-3-6.** Click **Finish**.
- 1-3-7.** For the Kintex-7 board, right-click **xc7k325t_0** and select **Program Device**.

For the Kintex UltraScale board, right-click **xcku040_0** and select **Program Device**.




Figure 175: Programming the Device

The Program Device dialog box opens.

Observe that the bit file that will be used to program the device has been included in the Bitstream file field.

1-3-8. Click **Program.**

When programming the FPGA is complete, the status will show Programmed.




Figure 176: Programming Status of the Device

Generating the Bitstream

1-1. Generate the bitstream.

- 1-1-1. From the Flow Navigator, under Program and Debug, click **Generate Bitstream**.




Figure 177: Generate Bitstream

Note that the generate bitstream process will try to resynthesize and implement the design if any process is out of date.

- 1-1-2. Click **Yes** if prompted to rerun any of the processes that are needed for bitstream generation.

Launching and Configuring the Terminal Emulator

Maintaining consistency in the instructions is an important aspect of the lab experience. The labs will use general and vague commands such as "Open the terminal emulator". Depending on the system that you are using, you must know which terminal emulator to configure and launch. Here are the instructions for opening a terminal emulator for both the Linux and Windows environments.

Generally, the software labs will use the serial terminal built into the Vitis platform; however, there are some labs that will require you to communicate with the board without using the Vitis environment. These situations require the use of a third-party serial port emulator.

We have tested Tera Term for the Windows environment and GTKTerm for Linux. The GTKTerm tool is pre-installed with the Customer Training VM. Both terminal emulators listed here run independently of the tools. If you have another terminal emulator that you prefer, you can certainly use it; however, you are responsible for figuring out how to configure it.

Linux

GTKTerm is a simple GTK+ terminal used to communicate with the serial port. Other terminal emulators may be used; however, the installation and configuration instruction provided here are for GTKTerm.

GTKTerm is already installed in the VM provided by the Customer Training team; however native Linux users may need to install GTKTerm.

1-1. [Native Linux users] Acquire and install the GTKTerm software from the command line.

1-1-1. Press **<Ctrl + Alt + T>** to open a new terminal.

1-1-2. Download and install GTKTerm:

```
[host] $ sudo apt install gtkterm
```

1-1-3. When prompted for the password, enter the super user password.

The tools will install in about a minute or less.

1-2. Launch GtkTerm and set the port configuration.

- 1-2-1. Click the **GtkTerm** icon from the quick launch toolbar (💡).

Alternatively, GtkTerm can be launched from a Linux terminal window (<**Ctrl + Alt + T**>) and entering:

```
[host] $ sudo gtkterm
```

Note: While the application will run as a regular user, you must be a super user to access the ports.

When the GtkTerm window opens, perform the following.

- 1-2-2. Select **Configuration > Port** to open the Configuration dialog box.
- 1-2-3. Identify the port associated with your board and set the port as **/dev/ttyUSBx** (where x could be 0, 1, 2, 3, etc.)
- 1-2-4. Set the baud rate to **115200**.
- 1-2-5. Leave the rest of the settings at their default.

Note: You can open multiple instances of **/dev/USBx** if you are unable to find out which port your UART is connected to.




Figure 178: Opening GtkTerm and Selecting the Port Configuration

[Optional]: You can save these settings so that you do not have to reconfigure GtkTerm each time you open it by selecting **Configuration > Save configuration**.

If you save the configuration as "default", this configuration will open when GtkTerm starts. Otherwise, you can save the configuration with another name; however, you will then need to load the configuration each time you start GtkTerm.

- 1-2-6. Click **OK** to save the settings and leave the terminal open.

Windows

Tera Term is a popular public domain terminal emulation program. It is capable of operating as a serial port terminal or as a telnet client.

1-3. Download and install Tera Term.

1-3-1. Acquire and install the Tera Term software from any legitimate site. Recommended sites:

- ttssh2.osdn.jp/index.html.en (Tera Term home page with documentation)
- osdn.net/projects/ttssh2
- en.sourceforge.jp/projects/ttssh2
- logmatt.com

1-3-2. Install per instructions.

There are two types of downloads: a traditional zip install, and a self-installing version, which is recommended.

[Optional]

Certain drivers like installing their com port numbers using high numbered serial ports. Tera Term does not accept these port numbers by default, so you will need to override the Tera Term settings:

1-3-3. Open **TERATERM.INI** (found in the install path for Tera Term) with an ASCII text editor.

1-3-4. Set to MaxComPort=256.

1-3-5. Save and close the INI file.

1-3-6. Use the **Setup > Save Setup** option to save the setup.

1-4. Launch the Tera Term terminal program.

- 1-4-1.** Double-click the **Tera Term** icon on the Windows desktop to launch Tera Term.

Alternatively, you can select **Start > All Programs > Tera Term > Tera Term**.

- 1-4-2.** Select **Serial** as the connection (1).

- 1-4-3.** Click the **Port** drop-down list to view the available COM ports (2).

Note: If your port is not listed, exit Tera Term, power cycle your board and restart this step.

- 1-4-4.** Select the COM # (3).

Hint: MPSoC and RFSOC devices display three COM ports. Their specific numbers may vary based on the USB enumeration process; however, the first two COM ports connect to the UARTs in the PS and the third connects to PL pins.




Figure 179: Locating and Identifying COM Ports from the Windows Device Manager




Figure 180: Selecting the COM Port

Note: The COM port setting is specific to the computer being used and may need to be different than shown. Use the COM port # that was discovered in the previous step.

- 1-4-5.** Click **OK** (4).

The terminal console window opens.

1-4-6. Select **Setup > Serial Port.**




Figure 181: Opening the Tera Term Serial Port Setup Window

The Tera Term Serial Port Setup dialog box opens.

1-4-7. Confirm that the proper serial port has been selected (1).

1-4-8. Set the baud rate to **115200** (2).




Figure 182: Setting the Parameters for the Serial Port

Note: The COM port setting is specific to the computer being used and may need to be different than shown. Use the COM port # that was discovered in the previous step.

1-4-9. Click **OK** (3).

Tera Term is now configured to receive and transmit serial information to/from the evaluation board.

Vivado Analyzer Operations [Last Updated Version 2017.1]

This sub-section covers many of the common activities associated with configuring IP cores and collecting data.

In This Section

Informative Information	147
Instructions.....	149

Informative Information

The following information is for background understanding of the materials discussed in the Instructions section.

Overview of the Vivado Analyzer Hardware Session

The following is a quick review of the Hardware Session screen usage.




Figure 183: Vivado Analyzer - Hardware Session Screen Usage

- A: Name of the active function (hardware session) and its TCF connection – This shows that you have successfully opened the hardware session.
- B: Debug Probes – This section lists each ILA and VIO and the various probes within each.

- C: Debug Probe Properties – Provides relevant information about the selected probe (the type of device it is attached to, its width, etc.)
- D: Waveform Window – Each tab supports a different ILA or VIO.
- E: Exit Hardware Session – Click the 'X' to exit the hardware session and access other Vivado Design Suite capabilities.

Understanding Trigger Conditions

Trigger conditions describe the desired state of various trigger-capable signals. When these settings are found, the ILA will trigger and capture data.

The Vivado analyzer recognizes five different signal conditions: Rising, Falling, 1, 0, and X (don't care). These signals conditions can be logically joined to describe more complex situations.

First, consider a single probe example:




Figure 184: An Individual Probe's Compare Value

Each position or signal within a given probe corresponds to one of five possible match conditions (R,F,0,1,X) as specified in the Compare Value setting. The first time each signal matches its specified "compare value", the combination becomes "true". When all of the signals simultaneously matches all of the "compare values", the probe condition becomes true. If there is only one probe, then the trigger conditions are met and data is captured.

If there are multiple probes within the ILA/VIO, then the results of the probes can be ANDed or ORed together to cause a trigger. For example, if it does not matter which probe triggers in order to capture data, you would set the ILA trigger condition to "OR". If both probes must be simultaneously "true", then set the trigger condition to "AND", which will then cause the trigger.

Instructions

The following sections contain only the detailed instructions for the specified task.

In This Section

Adding IP from the IP Catalog to the Project.....	150
Opening the Vivado Analyzer Hardware Manager	152
Adding Probes (Signals) to the Waveform Viewer	155
Removing Probes (Signals) from the Waveform Viewer.....	156
Setting the Trigger Condition	156
Loading a Waveform Configuration	158
Arming the Vivado Analyzer Core	159
Triggering the ILA Immediately	160

Adding IP from the IP Catalog to the Project

1-1. Add the desired piece of IP to the project.

- 1-1-1. If necessary, expand **Project Manager** under the Flow Navigator to expose the IP Catalog entry.
- 1-1-2. Double-click the **IP Catalog** entry.

The IP Catalog tab opens in the Project Manager work area.




Figure 185: Opening the IP Catalog from the Project Manager

The IP catalog is organized into categories to help you quickly locate the IP you want.

- 1-1-3. Expand **the appropriate IP category** to expose the desired piece of IP.
- 1-1-4. Double-click **the desired piece of IP** to begin customization.

You can customize the IP here, or do so later.

- 1-1-5. Click **OK** to conclude the customization and advance to the output products generation.

Out-of-context IP generation will generate a netlist for the IP independent of other IP. This is the preferred way to generate outputs as any changes you make will only affect the IP that the changes were made to and accelerates the design process.

You can generate the netlist now, which takes a few moments, or defer generation until synthesis.

- 1-1-6. Click **Generate** to generate the output products for this core.




Figure 186: Generating the Out-of-Context IP

This will typically take a minute or so depending on the amount of code that must be synthesized.

- 1-1-7. When this process completes, click **OK** to close the summary dialog box.

Opening the Vivado Analyzer Hardware Manager

The Vivado logic analyzer requires a connection to the target hardware board. The actual connection is typically made using a USB-to-JTAG intelligent cable. Many of our evaluation boards provide support for the intelligent cable as a module component on the board.

When you open a hardware session, a cable server program is launched that identifies the cable type and JTAG components on the board. A TCP/IP port is opened for a connection that may be to a logic analyzer or other application.

1-1. Open the hardware manager.

- 1-1-1. Expand **Program and Debug** from the Flow Navigator.
- 1-1-2. Double-click **Open Hardware Manager**.



Figure 187: Opening the Hardware Manager from an Open Project

- 1-1-3. Click **Open target > Open New Target** from the Hardware Session window to open a wizard that will facilitate making a connection to the USB platform JTAG download cable.




Figure 188: Selecting Open New Hardware Target

- 1-1-4. Click **Next** to bypass the welcome dialog box.




Figure 189: Opening a New Hardware Target

- 1-1-5. Use the default local server name since your board is connected to the machine that you are running the Vivado Design Suite on.

If this is not the case, you will need to select the connection to the machine that is attached to the board.




Figure 190: Using the Default Server Name

- 1-1-6. Click **Next** to scan the JTAG chain and view the nodes within the chain.

You should now see the xilinx_tcf hardware target and the hardware devices present in the JTAG chain. The JTAG clock speed is also shown.




Figure 191: Viewing the Hardware Target and Devices

1-1-7. Click **Next** to advance to the summary.



Figure 192: Summary Dialog Box

1-1-8. Click **Finish** to connect to the target.

Adding Probes (Signals) to the Waveform Viewer

When the hardware session opens, one or more probes (inputs into an ILA or VIO) are present.

1-1. Add a probe.

- 1-1-1. [Optional] Select one or more probes to add to the waveform in the Design Probes window.
- 1-1-2. Right-click the probe to add to the waveform from the Design Probes window.
 - o Select **Add Probes to Waveform** to add the selected probes to the waveform or
 - o Select **Add All Probes to Waveform** to add all the probes




Figure 193: Adding Selected (or All) Probes to the Waveform

The probes will be added after any existing probes in the waveform.

Note that any given probe may be added more than once. This may be desirable as each probe entry in the waveform can have a different radix or color.

Removing Probes (Signals) from the Waveform Viewer

When the hardware session opens, one or more probes (inputs into an ILA or VIO) are present.

1-1. Remove one or more probes that you no longer want.

- 1-1-1. Select one or more probes from the Waveform window.
- 1-1-2. Press the **Del** key or right-click and select **Delete**.




Figure 194: Deleting a Probe from the Waveform Viewer

Setting the Trigger Condition

1-1. Set the probe's trigger condition to the condition that you want to test for.

- 1-1-1. Select the **Debug Probes** tab in the console region of the workspace.




Figure 195: Locating the Debug Probes Tab

- 1-1-2. Click in the Compare Value column next to the probe that you want to configure.

A small dialog box opens.




Figure 196: Compare Value Dialog Box

- 1-1-3. Set the operator to test against.




Figure 197: Setting the Comparison Operator

The == and != operators are typically used for testing individual signals within a probe. The other operators are generally used with testing numeric values using the entire probe as the compare value.

- 1-1-4. Set the radix to what is most conducive to the signal type.




Figure 198: Selecting the Radix for the Compare Value

If you want to pick out individual signals, binary is a good choice. If you want identify data or addresses, then hexadecimal is a better choice. If you want to examine the results of a computation, then some form of decimal might be best.

- 1-1-5. Set the value (using the radix you just chose) to compare against.
- 1-1-6. Click **OK**.

Loading a Waveform Configuration

A waveform configuration is a file that contains information regarding how you want your waveform to appear: signals names, radices, colors, etc.

1-1. Load your waveform configuration file(s).

- 1-1-1. Select **File > Open Waveform Configuration.**




Figure 199: Opening a Waveform Configuration File (.wcfg)

A browser dialog box opens. Files must be entered one at a time.

- 1-1-2. Navigate to a waveform configuration file that you want to load.
- 1-1-3. Select the file.
- 1-1-4. Click **Open**.
- 1-1-5. Repeat for additional waveform files.

Arming the Vivado Analyzer Core

The Vivado analyzer cores are individually armed. Arming a core simply means that the core is made ready to collect incoming signals.

There are two basic modes of arming: Run Trigger and Run Trigger Immediate. Run Trigger Immediate ignores the trigger conditions and simply captures data from the time that you click Run Trigger Immediate until the core's memory fills. Run Trigger immediately captures data when the specified trigger condition is met.

Cores must be armed one at a time; therefore, it is good design methodology to use the Trigger In and Trigger Out ports of the ILA and arm the cores from the last core backwards to the first core. In this fashion, the sequence cannot be completed until the first ILA is armed. This prevents "earlier" ILAs from arming and having their trigger conditions met before you can arm the subsequent ILAs.




Figure 200: Connections and Arming Order for Multiple ILAs

1-1. Arm the ILA core.

- 1-1-1. Click the **Run Trigger** icon (▶).

Triggering the ILA Immediately

Sometimes it is beneficial to see the activity on an ILA or VIO without having to set or modify the trigger conditions.

If trigger conditions have not yet been set (all comparisons are set to 'X' - don't care), this is equivalent to Run Trigger Immediate.

1-1. Capture whatever data is currently presented to the specified analyzer core (trigger the ILA/VIO immediately).

1-1-1. Click the **Run Trigger Immediate** icon (»).

After a (typically) short delay, depending on the sample rate and size of the capture buffer, data will be uploaded from the device and displayed in the Waveform viewer.

Vitis HLS Tool Operations [Last Updated Version 2022.1]

This section contains instructions for commonly performed tasks using the Vitis High-Level Synthesis (HLS) tool.

In This Section

Launching the Vitis HLS Tool	161
Launching the Vitis HLS Tool Using a Linux Terminal	161
Creating a Vitis HLS Tool Project	162
Opening a Vitis HLS Tool Project	166
Simulating a Vitis HLS Tool Design	167
Setting Synthesis Options	170
Synthesizing a Vitis HLS Tool Design	171
Running Cosimulation in the Vitis HLS Tool	172
Exporting a Vitis HLS Tool Design as IP	175

Launching the Vitis HLS Tool

There are several ways to launch the Vitis HLS tool. The most popular are shown here.

1-1. Launch the Vitis HLS tool.

- 1-1-1. Click the **Vitis HLS** icon () from the desktop or toolbar.

If the desktop or toolbar icon is not available, then you can launch the tool by:

[Windows 10 users]: Selecting **Start > Xilinx Design Tools > Vitis HLS 2022.2.**

[VM Linux users]: Clicking the **Show Applications** icon in the toolbar (), typing **HLS** into the search window, and clicking the **Vitis HLS** icon.

The Vitis HLS tool opens to the Welcome window. From the Welcome window, you can create a new project, open examples, and access documentation and examples.




Figure 201: Vitis HLS Welcome Page

Launching the Vitis HLS Tool Using a Linux Terminal

- 1-1. **[Linux users]: If your system has not been configured with a shortcut on the desktop or taskbar, then proceed with setting up and launching the Vitis HLS tool environment.**

- 1-1-1. Press **<Ctrl + Alt + T>** to open a new terminal window.

- 1-1-2. Enter the following command to set up the Vitis HLS tool environment appropriately:

```
[host] $ source $VITIS_PATH/settings64.sh
```

- 1-1-3. Type **vitis_hls -i** in the terminal and press **<Enter>** to launch the Vitis HLS tool command line interface.

Creating a Vitis HLS Tool Project

Here you will create a new Vitis HLS tool project from scratch.

1-1. Create a Vitis HLS tool project named *your HLS project name*.

- 1-1-1.** Click **Create Project** from the Welcome Page.





Figure 202: Creating a New Vitis HLS Tool Project

The Project Configuration dialog box asks for a project name and location.

- 1-1-2.** Enter **your HLS project name** in the Project name field (1).
- 1-1-3.** Enter **where your files are located** in the Location field (2).

You can also browse to the desired path and click **Open**.



- 1-1-4.** Click **Next** (3).

1-2. The Add/Remove Files dialog box opens. Here you will be invited to add existing files or create new sources.

- 1-2-1.** Click **Add Files**.
- 1-2-2.** Browse to **where your files are located**.
- 1-2-3.** Select **your HLS source files**.

The Vitis HLS tool automatically adds the working directory (project directory) and any directory that contains C files added to the project to the search path. Hence, header files that reside in these directories are automatically included in the project (no need to explicitly specify them). You must specify the path to all other header files (if any) by clicking **Edit CFLAGS**.

- 1-2-4.** Click **Open** to add these files.

Note: If do not have existing files at this moment and you want to create new ones, click **New File**.

Note also that you can add compiler directives specific to each entry at this point.

- 1-2-5.** Click **Browse** next to the Top Function field.

The Select Top function dialog box opens, which lists all the functions available from the specified source files.

- 1-2-6.** Select **the name of the top function (the name of the top file)** from the list and click **OK**.

Note: You can also manually enter the name of the top function in the Top Function field.

In any C program, the top-level function is called main(). In the Vitis HLS tool design flow, you can specify any sub-function below main() as the top-level function for synthesis. You cannot synthesize the top-level function main().

The following are additional rules:

- Only one function is allowed as the top-level function for synthesis.
- Any sub-functions in the hierarchy under the top-level function for synthesis are also synthesized.
- If you want to synthesize functions that are not in the hierarchy under the top-level function for synthesis, you must merge the functions into a single top-level function for synthesis.




Figure 203: Adding Files to a New Vitis HLS Project

1-2-7. Click **Next**.

1-3. Add any existing test bench files.

If you have (or want) any test bench files, they can be entered here. Sometimes the test bench is built into the synthesizable file.

1-3-1. Click **Add Files**.

1-3-2. Navigate to **where your files are located**.

1-3-3. Select **your HLS testbench files**.

1-3-4. Click **Open** to add these files.

1-3-5. Click **Next**.

1-4. Finally, it is time to specify some of the physical parameters of the design.

By default, your solution name is populated in the Solution Name field. No changes are required.

1-4-1. Set the clock period to **your clock period**.

You can leave the Uncertainty field blank.

1-4-2. Click the **Browse (. . .)** icon from the Part Selection option to select a part or board.




Figure 204: Locating the Board Browse Button

1-4-3. Click **Boards** as shown below.

1-4-4. Enter **the family name** in the Search field.




Figure 205: Filtering to Quickly Locate Target Platforms

1-4-5. Select **your board** from the search list.

1-4-6. Click **OK** to select the board.

1-4-7. Make sure that **Vivado IP Flow Target** is selected from the drop-down list under the Flow Target field.

1-4-8. Click **Finish**.

You will see the created project in the Explorer tab.

Opening a Vitis HLS Tool Project

1-1. Open the existing Vitis HLS project *your HLS project name*.

- 1-1-1. Click **Open Project** from the Quick Start section (1).

The Browse For Folder dialog box opens.

- 1-1-2. Browse to the location at which the project should be placed/your HLS project name directory (2).

Note: The drop-down arrow shows the directory hierarchy.

- 1-1-3. Click **Open** (3).




Figure 206: Opening a Vitis HLS Tool Project

The HLS project now opens in the Vitis HLS tool.

Simulating a Vitis HLS Tool Design

1-1. Simulate the Vitis HLS tool design.

1-1-1. Select **Project > Run C Simulation**.




Figure 207: Launching the C Simulation

You can also run C simulation from the Flow Navigator by clicking **Run C Simulation** under C SIMULATION.




Figure 208: Launching the C Simulation Using the Flow Navigator

The Run C Simulation dialog box opens.




Figure 209: C Simulation Dialog Box

Each of the options controls how the simulation is run:

- Launch Debugger: After compilation the debug perspective automatically opens for you to step through the code.
- Build Only: Compiles the source code and the test bench, but the simulation does not run. This option can be used to test the compilation process and resolve any issues with the build before running the simulation.
- Clean Build: Removes any existing executable and object files before compiling the code.
- Optimizing Compile: By default, the design is compiled with debug information enabled, allowing the compilation to be analyzed and debugged. The Optimizing Compile option uses a higher level of optimization effort when compiling the design but does not add the information required by the debugger. This increases the compile time but should reduce the simulation runtime.
- Enable Pre-Synthesis Control Flow Viewer: Generates the Pre-synthesis Control Flow report.
- Input Arguments: Specify any inputs required by your test bench main() function.

1-1-2. Select the options that you want.

1-1-3. Click OK.

The simulation log will be displayed in the editor pane.


1-2. View the simulation report.

The information generated by the Vitis HLS tool can be found in two places, both described here.

The first is the Console window, which reports not only the output produced by the code, but the full set of simulation engine messages as well. The simulation log provides only key simulation engine messages and the simulated code output.

1-2-1. Select the **Console** tab in the lower portion of the tool's GUI.

You may need to scroll to view all the output produced by the simulation.



```
Vitis HLS Console
INFO: [HLS 200-10] In directory '/tmp/vitis_v1'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_xilinx/
INFO: [APCC 202-1] APCC is done.
Compiling(apcc) ../../../../../../dct.c in debug mode
INFO: [HLS 200-10] Running 'apcc' /solution1/csim/build
INFO: [HLS 200-10] For user 'xilinx' on host 'xilinx' (Linux x86_64 version 5.3.0-28-generic) on Wed Jan 13 18:35:45 IST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/tmp/vitis_v1'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_xilinx/
INFO: [APCC 202-1] APCC is done.
Generating csim.exe
*** *** ***
Results are good
*** *** ***
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] ***** CSIM finish *****
INFO: [HLS 200-11] Finished Command csim_design CPU user time: 13.35 seconds. CPU system time: 0.52 seconds. Elapsed time: 13.38 seconds; current allocated memory: 181.335 MB.
Finished C simulation.
```

Figure 210: Example Output After Simulation

The other location, described below, provides only a few simulation engine messages and the simulated code output. Typically, this is opened after the simulation completes; however, if you need to access it after closing the log pane, here's how to access the simulation report.

1-2-2. Expand **your HLS project name > solution1 > csim > report** in the Explorer pane.

1-2-3. Double-click the log file name to open it in the editor pane.




Figure 211: Locating the Simulation Log File

Setting Synthesis Options

Various information relevant to how the tools will synthesize a design can be entered into the Vitis HLS tool.

- 1-1. Set the synthesis options to the clock period that your design needs to meet and your clock uncertainty, or you can leave this field blank.**

- 1-1-1. Select **Solution > Solution Settings**.**




Figure 212: Accessing Synthesis Settings from the Menu Bar

The Solutions Settings dialog box opens.

- 1-1-2. Select the **Synthesis** option in the navigation panel.**




Figure 213: Accessing the Synthesis Options in the Solutions Setting Dialog Box

- 1-1-3. Set the period to the clock period that your design needs to meet.**
- 1-1-4. Set the uncertainty to your clock uncertainty, or you can leave this field blank.**
- 1-1-5. Select the Flow Target to **Vivado IP Flow Target**.**
- 1-1-6. Click **OK**.**

Synthesizing a Vitis HLS Tool Design

1-1. Synthesize the design.

1-1-1. Use one of the following methods to launch the C synthesis tool:

- Click the **Run Flow** icon (▶) in the toolbar (1).
- Click the pull-down next to the Run Flow icon in the toolbar and select **C Synthesis** (2).
- From the Explorer tab, select the desired solution to synthesize and right-click and select **C Synthesis > Active Solution** (3).

Note: More complex projects allow multiple solutions to be batched which, is what the other options in this menu support.

- From Flow Navigator, select **C Synthesis > Run C Synthesis** (4).




Figure 214: Multiple Methods for Launching C Synthesis

The C Synthesis - Active Solution dialog box opens.

The tool automatically fills in any information it already knows, such as the project's clock period, part selection, and flow type. You can modify these here if needed.




Figure 215: C Synthesis Dialog Box

- 1-1-2. Click **OK** to begin the synthesis process.

Running Cosimulation in the Vitis HLS Tool

1-1. Run co-simulation on the solution.

This will compare the simulation results of the C/C++ and RTL designs.

- 1-1-1. Select **Solution > Run C/RTL Cosimulation** to launch the co-simulation.




Figure 216: Launching from the Menu

Alternatively, from the Flow Navigator, expand **C/RTL Co-simulation** and click **Run Cosimulation**.




Figure 217: Launching Cosimulation from Flow Navigator

The Run C/RTL Co-simulation dialog box opens.




Figure 218: Co-simulation Dialog Box

The dialog box includes the following settings:

- Simulator: Choose from one of the supported HDL simulators in the Vivado Design Suite. The Vivado simulator (Vivado XSIM) is the default simulator. Licenses may be required for other simulators.
- Language: Specify Verilog or VHDL as the output language for simulation.
- Setup Only: Creates the required simulation files but does not run the simulation. The simulation executable can be run from a command shell at a later time.
- Optimizing Compile: Improve the runtime performance through enhanced optimization, if possible, which typically takes longer to compile.
- Input Arguments: Specify additional command-line arguments for the C test bench.
- Dump Trace: Specifies the level of trace file output written to the *sim/Verilog* or *sim/VHDL* directory of the current solution when the simulation executes. Options include:
 - all: Output all port and signal waveform data being saved to the trace file.
 - port: Output waveform trace data for the top-level ports only.
 - none: Do not output trace data.
- Random Stall: Applies a randomized stall for each data transmission.

1-1-2. Select **the options that you want**.

1-1-3. Click **OK**.

The simulation log will be displayed in the Console pane.

Exporting a Vitis HLS Tool Design as IP

1-1. Export the Vitis HLS tool design as a piece of IP core.

1-1-1. Select **Solution > Export RTL**.

Note: If you see the Feedback Request dialog box, click **Cancel**.

1-1-2. Ensure that **Vivado IP (.zip)** is selected from the Format Selection drop-down list.




Figure 219: Export RTL Dialog Box

1-1-3. Click **Configuration** next to the Format Selection drop-down list.

Notice that you can provide information about the IP, such as the vendor, library, version, and description in the IP Identification dialog box.




Figure 220: IP Identification Dialog Box

1-1-4. Click **Cancel** in the IP Identification dialog box.

1-1-5. Make sure that **Verilog** is selected as the RTL to be evaluated.

1-1-6. Select the **Vivado synthesis, place and route** option.

1-1-7. Keep the rest of the settings at their defaults.

These options will enable Vivado RTL synthesis and implementation to be performed on the generated IP. Implementation is run to evaluate and provide confidence that the RTL will meet its estimated timing and area goals and that these results are not included as part of the exported package.

1-1-8. Click **OK** in the Export RTL dialog box.

You can observe the progress in the Console tab. Once implementation completes, the Implementation report will open in the Information pane.

Observe the "Timing met" message in the report in the Final Timing section. This shows that the final timing of the implemented design has been achieved.

Vitis Model Composer Operations [Last Updated Version 2022.1]

This section contains instructions for commonly performed tasks using Vitis Model Composer.

In This Section

Launching Vitis Model Composer.....	177
Simulating a Model in the Simulink Software.....	177

Launching Vitis Model Composer

1-1. Launch Vitis Model Composer.

1-1-1. Press **<Ctrl + Alt + T>** to open a new terminal window.

1-1-2. Enter the following command to source Vitis Model Composer:

```
[host]$ source /opt/Xilinx/Model_Composer/2022.2/settings64.sh
```

Note: The installation path (/opt/Xilinx) is valid for the Customer Training VM and CloudShare environments. Modify the path as necessary for your environment.

1-1-3. Enter the following command to set the installed MATLAB software path:

```
[host]$ export PATH=$PATH:<Path_to_your_Matlab_installation>/bin
```

For the Customer Training VM and CloudShare environments, the MATLAB software is installed in /home/amd/matlab path. Enter the following command:

```
[host]$ export PATH=$PATH:/home/amd/matlab/bin
```

1-1-4. Enter the following command to launch Vitis Model Composer:

```
[host]$ model_composer
```

Simulating a Model in the Simulink Software

1-1. Simulate the model.

1-1-1. Click the **Run** icon  in the toolbar from the SIMULATION tab in the Simulink software.

Vitis IDE Operations [Last Updated 2021.2]

Instructions

In This Section

Launching the Vitis IDE and Setting the Workspace	179
Creating a C/C++ Application Project from the Vitis Welcome Window.....	180
Launching the Xilinx Software Command Line Tool	184
Opening the XSCT Console	185
Running a Tcl Script	186
Creating a Platform Project	187
Creating a Platform Project (Versal ACAP)	189
Creating an Application Project in the Vitis IDE	192
Creating an Application Project in the Vitis IDE with a Custom Platform	196
Creating a Linux C/C++ Application Project.....	200
Importing Sources to an Application.....	204
Importing an Existing Project into the Vitis IDE	206
Viewing/Importing a Peripheral Example Application.....	208
Adding Source Files in the Vitis IDE	209
Opening a Source File in the Editor	210
Finding Text in a Source File	211
Enabling Line Numbering in the Text Editor.....	212
Setting Compiler Options	213
Setting Compiler Optimization Options.....	217
Adding Symbols to Application Project Settings	219
Building the Projects	221
Running with a Default Configuration	222
Setting Up a Run Configuration for a Linux Application.....	223
Setting Up a Run Configuration for a Hardware Target.....	229
Setting Up a Run Configuration for an Emulator Target	232
Creating and Running the Default Debug Configuration.....	233
Switching Perspectives.....	234
Debugging.....	234
Configuring the Vitis Serial Terminal	239
Closing the Vitis IDE	242

Launching the Vitis IDE and Setting the Workspace

1-1. Launch the Vitis IDE and set the workspace.

- 1-1-1. Click the **Vitis** icon (red) from the taskbar or desktop to launch the tool.



Figure 221: Launching the Vitis Platform from the Taskbar

Hint: The Vitis HLS tool has a similar icon but with a gear in the lower right corner. These tools are not interchangeable! Make certain that you select the correct icon.

Alternatively, from the Linux terminal window (<**Ctrl + Alt + T**>), enter the following:

```
source /opt/amd/Vitis/2022.2/settings64.sh; vitis
```

Note: This installation path is valid for the CustEd VM and CloudShare environments. Use the proper path for your environment.

The Workspace Launcher opens, which creates a workspace that initially contains a thin structure that tracks tool settings in a log file. The workspace includes all types of projects. Switch between workspaces by selecting **File > Switch Workspace**.

It is important to note that not all tools included in this suite are supported under Windows.

- 1-1-2. Enter **\$TRAINING_PATH/<the topic cluster name>/lab** in the Workspace field or use the **Browse** button to browse to the location (1).

Note: This tool does not support the expansion of environment variables. Perform expansion manually by replacing **\$TRAINING_PATH** with the path to the training directory followed by <the topic cluster name>/lab.




Figure 222: Selecting the Workspace

- 1-1-3. Click **Launch** to open the new workspace (2).

- 1-1-4. Close the **Welcome** tab if it appears.
- 1-1-5. Maximize the tool window so that you can see all the view panes.

Creating a C/C++ Application Project from the Vitis Welcome Window

Using the Application Project wizard is a quick way to set up a C or C++ software application project that targets an existing processor and OS platform (standalone or Linux). You can automatically generate the board support package (BSP) or select an existing one. Based on the dialog box choices, the appropriate tool chain is selected for pre-processing, compiling, assembling, and linking.

- 1-1. **Create a new C/C++ application from the welcome window. Name the project *your application project name*. Use the board support package named *your BSP name*.**

- 1-1-1. Click **Create Application Project**




Figure 223: Creating an Application Project from the Vitis Welcome Screen

The Create a New Application Project dialog box appears. This dialog box provides a brief, high-level view of the elements to be created by this wizard.




Figure 224: Create a New Application Project Overview

- 1-1-2.** Click **Next** to advance to the first page of the wizard.

You must now specify the platform that the application will run on. If the workspace has existing platforms, they will be listed here.

If there is a hardware description available as an XSA file (which is exported from the Vivado Design Suite), you can add it to the list shown here or select an existing platform from the list.

Alternatively, if you do not have an XSA file, you can choose to build a new platform based on the PS found in one of the provided XSA options. These options are available from the *Create a new platform from hardware (XSA)* tab.

Let's assume that there aren't any user-defined XSA files.

- 1-1-3.** Select the **Create a new platform from hardware (XSA)** tab.

- 1-1-4.** Select your board from the pre-built board descriptions.

- 1-1-5.** Click **Next** to proceed to begin defining the application project.

1-1-6. Enter **your application project name** as the application project name (1).

You can select an existing system project if one is available.

1-1-7. If not, click **Create new** to create a new system project (2).**1-1-8.** Name the system project **your system project name** (3).**1-1-9.** Select a desired processor to associate an application with a processor (4).

This will tell the Vitis IDE which toolchain to use.




Figure 225: Specifying Application and System Projects

1-1-10. Click **Next** to advance to selecting or creating a domain for the application (5).

Remember that a domain is a container for a BSP or operating system.

You can select an existing domain or create a new domain for this application.

1-1-11. Click **Create new** to build a new domain (1).

1-1-12. Enter **the name of your domain** in the Name field (2).

The display name will automatically assume the same name as the Name field; however, you can override this by entering a display name into this field (3).

Multiple operating systems are available for most processors.

1-1-13. Select **the name of your operating system** from the Operating System drop-down list (4).

The processor name is automatically filled in from the previous page (5).

Some processors can run under multiple architecture configurations, such as 64-bit processors being able to run in 32-bit mode.

1-1-14. Select **your desired bit width** from the Architecture drop-down list (6).




Figure 226: Configuring the Domain

1-1-15. Click **Next** to advance to the Templates page (7).

This final page allows you to select one of a number of application templates, including blank templates (Empty Application) for both C and C++ code. These Empty Application templates are ideal for importing your own source code from other projects.

1-1-16. Select **desired template** from the list (1).

A description of the selected template appears in the right-hand pane (2).



Figure 227: Selecting a Template for the Application Project

1-1-17. Click **Finish** to build the projects (3).

Launching the Xilinx Software Command Line Tool

1-1. Launch the Xilinx Software Command Line Tool (XSCT).

1-1-1. Click the **XSCT** icon from the desktop or toolbar to launch XSCT.

Alternatively, you can press <**Ctrl + Alt + T**> to launch a terminal and enter **xsct**.

The Xilinx Software Command Line Tool opens.



Figure 228: XSCT Opening Screen

You can now enter Tcl commands into the tool after the **xsct%** prompt.

Opening the XSCT Console

The XSCT console is available in the Vitis IDE as a command terminal window. This console enables you to enter Tcl commands directly into the environment. Commands are entered as scripts or as individual commands. The XSCT tool is available as a command-line tool and enables you to configure Vitis tool projects without the use of the GUI.

Having Tcl commands available is especially useful when you are building a design up to a point, performing repetitive processes, or rebuilding a design from a well-documented, step-by-step process.

Here you will explore using the XSCT console in the Vitis IDE tool.

1-1. Open the XSCT console so that you can enter Tcl-based commands directly into the Vitis IDE.

The process shown here illustrates how any view can be opened, using the XSCT Console as an example. If you are already familiar with this process, you can click the XSCT Console icon (monitor) to bypass the lengthier process and continue with the next instruction.




Figure 229: Opening the XSCT Console

1-1-1. Select **Window** (1) > **Show view** (2) to see a list of commonly opened views.




Figure 230: Selecting Show View

1-1-2. Expand the **Xilinx** entry to see the Xilinx-specific views (3).

1-1-3. Select **XSCT Console** (4).




Figure 231: Locating the XSCT Console

1-1-4. Click **Open** to open the XSCT console (5).

Typically, this console opens next to the group of tabs in the Build console. You can also click-drag the tab to other locations or resize it for easier use.

Running a Tcl Script

1-1. Run the provided Tcl script.

Enter the following Tcl commands into the Tcl command line when using the XSCT console.

1-1-1. If the XSCT console is not open in the Vitis IDE, click the XSCT icon (terminal icon) in the toolbar.

The XSCT console can also be opened via **Xilinx > XSCT Console**.

1-1-2. Enter the following command to change the directory to the location of the Tcl script you want to run:

```
cd the location of the Tcl file to open
```

The \$::env() notation is used to extract the value of a variable from the environment into the Tcl shell.

1-1-3. Enter the following command to run the script:

```
source your Tcl script
```

This will load the Tcl environment with the procs contained in this Tcl script and run any Tcl code not included in the procs.

Creating a Platform Project

The platform project contains a thorough description of the hardware design, including:

- The types of processors that are present
- The active peripherals in the fabric and dedicated silicon portions of SoC or ACAP-based systems
- A full system memory map

Based on this description, software, such as the board support package (BSP), and applications can be tailored to the hardware.

Normally, you would use your hardware description file, which is typically generated by the Vivado Design Suite; however, there are situations when you just want to quickly test your code using the standard peripheral set in a supported device. You can choose from the provided collection of predefined hardware templates for various boards.

The following instructions illustrate how to include custom hardware.

1-1. Create the platform project.

- 1-1-1. Click the arrow (▼) next to the Create New icon (1).

A pop-up window appears showing the available wizards.

- 1-1-2. Select **Platform Project** (2).




Figure 232: Opening the New Platform Project Wizard

The New Platform Project dialog box appears.

Note: There are other ways to access this wizard; however, this is the easiest.

1-1-3. Enter **your platform project name** in the Platform project name field (1).

Hint: Make certain that there aren't any spaces in this field.

This sets the name of the platform project, and the associated directories and files are then populated within the current workspace.




Figure 233: Entering the Platform Project Name

1-1-4. Click **Next** to advance to specifying the location of the hardware description file (2).

1-1-5. Ensure that the **Create a new platform from hardware (XSA)** tab is selected (1).

1-1-6. Click the **Browse** icon.

1-1-7. Browse to the location of the files to be exported from the Vivado Design Suite (2).

1-1-8. Double-click **your hardware platform description name.xsa**.

Remember that the Vitis IDE does not automatically expand the environment variables. You must type out or navigate to the path. For more details about environment variables, refer to the Introduction section of this lab.

1-1-9. If not already selected, select **the operating system** from the Operating system drop-down list (3).

1-1-10. If not automatically populated, select **the processor you wish to target** from the Processor drop-down list (4).

Depending on the processor selection, additional options may appear, enabling you to select the processor's instruction set architecture or provide options for boot components. Unless there is a specific reason to do so, leave this at its default setting (5).

Note: Zynq UltraScale+ MPSoC-based boards will allow you to select the architecture, whereas this option is not available for Versal ACAP devices.

1-1-11. Select the appropriate boot components as follows:

[Versal ACAP users]: This field is not available for this target—continue with the next task (6).

[MPSoC users]: Select **Target processor to create FSBL** to generate an FSBL to run on the specified processor.

[Zynq-7000 SoC users]: Select **Generate boot components**. Since there is only one type of processor in this device's PS, the choice to select a processor is unavailable.

Note: The boot process is handled differently in Versal ACAP devices; hence the absence of this field when ACAP devices are selected.




Figure 234: Specifying the XSA File, OS, and Target Processor for the Platform Project

1-1-12. Click **Finish** to create the new platform project (7).

Note: It may take a few minutes to process. The status is usually indicated in the bottom right corner, and messages may appear in the Tcl Console.

Along with the platform project, the wizard creates a domain within the platform project based on the selected operating system and processor.

Creating a Platform Project (Versal ACAP)

The platform project contains a thorough description of the hardware design, including:

- The types of processors that are present
- The active peripherals in the fabric and dedicated silicon portions of SoC or ACAP-based systems
- A full system memory map

Based on this description, software, such as the board support package (BSP), and applications can be tailored to the hardware.

Normally you would use your own hardware description file, which is typically generated by the Vivado Design Suite; however, there are situations when you just want to quickly test your code using the standard peripheral set in a supported device. You can choose from the provided collection of predefined hardware templates for various boards.

The following instructions illustrate how to include custom hardware.

1-1. Create the platform project.

- 1-1-1. Click the arrow (▼) next to the Create New icon (1).

A pop-up window appears showing the available wizards.

- 1-1-2. Select **Platform Project** (2).




Figure 235: Opening the New Platform Project Wizard

The New Platform Project dialog box appears.

Note: There are other ways to access this wizard; however, this is the easiest.

- 1-1-3. Enter **your platform project name** in the Platform project name field (1).

This sets the name of the platform project, and the associated directories and files are then populated within the current workspace.




Figure 236: Entering the Platform Project Name

- 1-1-4. Click **Next** to advance to specifying the location of the hardware description file (2).

- 1-1-5. Ensure that the **Create a new platform from hardware (XSA)** tab is selected (1).
- 1-1-6. Click the **Browse** button (2).
- 1-1-7. Navigate to the location of the files to be exported from the Vivado Design Suite and select **your hardware platform description name.xsa**.

Remember that the Vitis IDE does not automatically expand the environment variables. You must type out or navigate to the path. If you have questions about any environment variable, please refer to the Introduction section in this lab.

- 1-1-8. If not already selected, select **the operating system** from the Operating system drop-down list (3).
- 1-1-9. If not automatically populated, select **the processor you wish to target** from the Processor drop-down list (4).

Depending on the processor selection, an additional option may appear.




Figure 237: Specifying the XSA File, OS, and Target Processor for the Platform Project

- 1-1-10. Click **Finish** to create the new platform project (5).

Along with the platform project, the wizard creates a domain within the platform project based on the selected operating system and processor.

Creating an Application Project in the Vitis IDE

Using the Application Project Wizard is a quick way to create an application for a system project and tie it to a domain project.

Based on the dialog box choices, the appropriate toolchain is selected for pre-processing, compiling, assembling, and linking.

1-1. Create a new application targeted for the processor you wish to target.

- 1-1-1. Click the arrow (▼) next to the Create New icon (1).

A pop-up window appears showing the available wizards.

- 1-1-2. Select **Application Project** to start the Application Project Wizard (2).




Figure 238: Opening the Application Project Wizard

Note: There are other ways to access this wizard; however, this is the easiest.

The Create a New Application Project window appears and outlines the next steps that you will be guided through during the application creation process.




Figure 239: Creating a New Application Project Wizard - Overview of the Process

- 1-1-3. Click **Next** to continue with the process.

You will now associate the application project with a platform and domain.

1-1-4. Select the **Select a platform from repository** tab to see the available platforms (1).

You can also create a new platform from an XSA file by using the *Create a new platform from hardware (XSA)* tab. This approach is useful if a platform project is not available. It will effectively duplicate the operations performed when using the Platform Generator Wizard.

1-1-5. Select **your platform project name** from the list (2).

Note: Since this is an imported hardware description, the platform project name will be followed by *[Custom]*.

The Platform information view will be populated with values from the selected platform (3).

A list of domains and their primary attributes are listed in the Domain Details view (4).




Figure 240: Associating the Application Project with a Platform

1-1-6. Click **Next** to continue (5).

1-1-7. Enter **your application project name** in the Application project name field (1).

Hint: Make certain that there aren't any spaces in this field.

This sets the name of the application project. While the "app" suffix is not required, using it simplifies identifying the project type.

This set of instructions deals with the creation of a new system project. If you want to add this application to an existing system, then that system would be identified here.

1-1-8. Select **Create New** from the System project list (2).

The wizard will automatically populate the system project name field.

1-1-9. Change the system project name to **your system project name** (3).

As with the naming of the application project name, the "sys" suffix is not required but using it simplifies identifying the project type.

1-1-10. If not already selected, choose **your processor** as the target for this application (4).

Note: This list shows the active processors and their associated applications within the project. Selecting **Show all processors in the hardware specification** shows all the processors available in the hardware.

Note: Linux SMP allows multiple processors to be grouped, and the Linux operating system decides how to utilize the processors; therefore, the specific processor or processors are not typically listed with Linux, rather the processor type followed by "SMP" is the nomenclature that you will see here.

When this option is not selected, as it is in the default settings, this region shows the processors that have been assigned a domain. Selecting a different processor from this list will target the application to the chosen processor for which a domain will be built in the next stage of the wizard.




Figure 241: Naming the Application and Associating with a System Project

1-1-11. Click **Next** to continue to the domain selection (5).

You can now associate this application project with an existing domain or create a new domain.

1-1-12. If not already selected, choose **your domain name** to link to the application project (1).




Figure 242: Associating the Application with a Domain

1-1-13. Click **Next** to continue to the selection of the application template (2).

1-1-14. Select the **application template** template from the list (1).

Note that the available templates will change based on the OS choice and processor type.




Figure 243: Selecting the Application Template

1-1-15. Click **Finish** to build the application project (2).

Note: This assembles all the project pieces but does not compile the application project.

Creating an Application Project in the Vitis IDE with a Custom Platform

Using the Application Project Wizard is a quick way to create an application for a system project in the Vitis IDE. Based on the dialog box choices, the appropriate toolchain is selected for pre-processing, compiling, assembling, and linking.

1-1. Create a new application targeted for the processor you wish to target.

- 1-1-1.** Click the arrow (▼) next to the Create New icon (1).

A pop-up window appears showing the available wizards.

- 1-1-2.** Select **Application Project** to start the Application Project Wizard (2).




Figure 244: Opening the Application Project Wizard

Note: There are other ways to access this wizard; however, this is the easiest.

The Create a New Application Project window appears and outlines the next steps that you will be guided through during the application creation process.




Figure 245: Creating a New Application Project Wizard - Overview of the Process

- 1-1-3.** Click **Next** to continue with the process.

You will now associate the application project with a platform and domain.

- 1-1-4. Select the **Create a new platform from hardware (XSA)** tab to add a new custom platform.




Figure 246: Creating a New Platform

- 1-1-5. Browse to the **project directory** from the XSA File field.

- 1-1-6. Select **your hardware platform description name** file.

The Platform information view will be populated with values from the selected platform. You can keep the default platform project name or change it from the Platform name field.

- 1-1-7. Click **OK**.

- 1-1-8. Ensure that the **Generate boot components** option is enabled if that option is available for the selected hardware platform.

- 1-1-9. Select **the processor you wish to target** as the target processor to create the FSBL field.

- 1-1-10. Click **Next** to continue.

1-1-11. Enter **your application project name** in the Application project name field (1).

Hint: Make certain that there aren't any spaces in this field.

This sets the name of the application project. The wizard will automatically populate the System project name field.

You can also select **Create New** from the System project list (2) and change the system project name (3).

1-1-12. If not already selected, choose **your processor** as the target for this application (4).

Note: This list is derived from the defined domains in the platform project.




Figure 247: Naming the Application and Associating with a System Project

1-1-13. Click **Next** to continue to the domain selection (5).

You can now associate this application project with an existing domain or create a new domain.

1-1-14. Keep the default settings in the Domain page (1).




Figure 248: Associating the Application with a Domain

1-1-15. Click **Next** to continue to the selection of the application template (2).

1-1-16. Select the **application template** template from the list (1).

Note that the available templates will change based on the OS choice and processor type.




Figure 249: Selecting the Application Template

1-1-17. Click **Finish** to build the application project (2).

Note: This assembles all the project pieces but does not compile the application project.

Creating a Linux C/C++ Application Project

Using the Application Project Wizard is a quick way to set up a Linux C or C++ software application project. The wizard allows you to create a new domain or use an existing domain. Based on the dialog box choices, the appropriate toolchain is selected for pre-processing, compiling, assembling, and linking.

1-1. Create a new C/C++ application project named *your application project name*.

- 1-1-1. Click the arrow (▼) next to the Create New icon (1).

A pop-up window appears showing the available wizards.

- 1-1-2. Select **Application Project** to start the Application Project Wizard (2).

Alternatively, you can select **File > Application Project**.




Figure 250: Opening the Application Project Wizard

1-1-3. Enter **your application project name** in the Project name field (1).

This defines the name of the application project. While the "app" suffix is not required, it does make identifying what kind of project the entry is much easier.

Note: When building an application that will be used with the PetaLinux tools, avoid using any underscores in the name as PetaLinux will not process it correctly.

Typically, the *Use default location* option is left selected so that the location of this project is kept within the workspace (2).

If existing systems exist that this application can be added to, it would be added here. These set of instructions discuss the creation of a new system project so proceed with the following tasks.

1-1-4. Ensure that **Create New** is selected from the System project drop-down list (3).

The wizard will automatically populate the System project name field.

1-1-5. Change the system project name to **your system project name** (4).

As with the naming of the application project name, the "sys" suffix is not required, but it makes project identification easier.




Figure 251: Creating a New Application and BSP Project

1-1-6. Click **Next** to advance and specify the platform project that will associate the platform, system, and application projects (5).

1-1-7. Select the **Select a platform from repository** tab (1).

The tool comes with several predefined platforms and this list includes new custom platform projects.

1-1-8. Select **your platform project name** from the list (2).

Note: If you imported a hardware platform, this will have "[custom]" appended to the name to make it easier to identify.




Figure 252: Selecting the Platform

1-1-9. Click **Next** to proceed to associate a domain project to this application project (3).

1-1-10. Select **your domain name** as the domain (1).

1-1-11. Select **C** as the language (2).

This will cause the tools to use the proper toolchain for this language.

Note that the CPU and operating system are set to values configured in other sections of the wizard.

Note: The Sysroot path can remain empty as it contains a minimal Linux file system that is not needed because you specified a full Linux image when creating the Linux domain.




Figure 253: Selecting the Domain and Language for the Application Project

1-1-12. Click **Next** to select the template (3).

1-1-13. Select the **application template** template from the list (1).

Note that the available templates will change based on the OS choice and processor type.




Figure 254: Selecting the Application Template

1-1-14. Click **Finish** to build the application project (2).

Note: This does not compile the application project; rather all the project pieces are assembled.

Importing Sources to an Application

While the provided templates can be convenient, it is a common practice to add existing resource files (*.c, *.h, *.cpp, etc.) to a project. This operation is performed as an import function.

1-1. Add *your files* to the application project.

The preferred method for importing sources is shown here.

- 1-1-1. If not already done, expand **your application project name > src** in the Explorer view.
- 1-1-2. Right-click the **src** directory in the project as this is where you want to place the resource files.

Remember that the tools expect certain files to be in certain locations, so when importing source files, the src directory is the appropriate place for them. Other types of files can be imported into other directories.

- 1-1-3. Select **Import Sources** to open the Import Wizard.




Figure 255: Importing Sources

The Import Wizard dialog box opens.

- 1-1-4.** Navigate to the directory where your files are located either by typing the path or using the **Browse** button (1).
- 1-1-5.** Click **Open** (Linux) or **Select Folder** (Windows) to select the directory where your files are located.

At this point you are only selecting the directory—the actual file selection comes next.

Hint: If there are sub-directories under the selected directory, these will be included unless you expand the directory where your files are located and de-select the sub-directories.

Hint: When selecting many files, it is often easier to select the entire directory and then remove the files that you do not need (2).

- 1-1-6.** Select the file(s) by checking the box beside **your files** (3).

If necessary, you can specify where you want the sources imported.

Note: You can also "link" sources. These sources are not copied into the local workspace but are left where they are, even if that is in a different project. Use this option when commonly used files are needed. This avoids having multiple copies of the same file in several places. This also means that if you make changes to any linked file, there is a chance that other projects using the modified file may be affected.

Because you selected the import from the Explorer, this field is already filled in (4).




Figure 256: Selecting Resource Files

- 1-1-7.** Click **Finish** to add these files to the selected folder (5).

Importing an Existing Project into the Vitis IDE

One or more projects can be exported as a single zipped file. This is convenient when passing projects or parts of projects to teammates or clients. Once the recipient has received this archive, the zipped file must be processed, and one or more projects can then be imported.

1-1. Import an existing project.

- 1-1-1. Select **File > Import** to open the Import Projects Wizard.




Figure 257: Accessing the Import Projects Wizard

The Import Projects dialog box opens.

- 1-1-2. Select the **Vitis project exported zip file** option and click **Next**.




Figure 258: Choosing to Import a Vitis Project Exported Zip File

- 1-1-3. Click **Browse** in the Archive File field (1).
- 1-1-4. Browse to the \$TRAINING_PATH/<the topic cluster name>/support directory and select **your project archive file** (2).
- Hint:** Remember to expand \$TRAINING_PATH as described in the Introduction section of this lab.




Figure 259: Browsing and Selecting the File

- 1-1-5. Click **Open** to view the project contents (3).
- 1-1-6. Click **Finish** to import the project to the workspace (4).

Viewing/Importing a Peripheral Example Application

1-1. Import a peripheral's example application.

- 1-1-1. From the Explorer tab, expand the platform project (1).
- 1-1-2. Select the platform's spr entry so that the domains associated with this platform are visible in the work area (2).
- 1-1-3. Expand the processor running the domain that contains the peripheral that you would like to access (3).
- 1-1-4. Select the specific domain under that processor (4).
- 1-1-5. Locate the peripheral from the table under the operating system's driver list (5).
- 1-1-6. Click **Import Examples** to show various examples associated with this peripheral.




Figure 260: Locating the Documentation and Examples Available for a Peripheral

There are two ways to use these examples.

If you just want to see the code example:

- 1-1-7. Expand the desired entry to show the source code example(s) (1).
 - 1-1-8. Double-click the source file name to view the code in a pop-up window (2).
- If you want to create an example application project:
- 1-1-9. Select the example(s) that you want to import (3).
 - 1-1-10. Click **OK** to create the application project (4).




Figure 261: Viewing a Specific Example

Adding Source Files in the Vitis IDE

1-1. Import the source (design) files.

- 1-1-1. Right-click **src** in the Explorer.
- 1-1-2. Select **Import Sources**.




Figure 262: Selecting Import Sources to Add the Source Files

- 1-1-3. Browse to the support directory \$TRAINING_PATH/<the topic cluster name>/support in the From directory field and click **OK**.
- 1-1-4. Select the files **your files**.




Figure 263: Selecting the Source Files

- 1-1-5. Click **Finish**.

Opening a Source File in the Editor

1-1. Open *the desired source file* in the editor.

- 1-1-1. Locate **the desired source file** in the Explorer pane.

Note: Source files are typically located in the application's src directory and can be found under your system project name > your application project name > src.

However, some source files are created as software projects under a platform project. This is typical for boot support projects in Zynq UltraScale+ MPSoC and RFSoC designs.

These sources would then be found under your platform project name > your application project name.

- 1-1-2.** Double-click **the desired source file** to open it in the editor window.

Alternatively, you can right-click the source file name and select **Open** or **Open With**.

The **Open With** option provides access to other editors, including those outside the Vitis IDE.




Figure 264: Opening a Source File

Finding Text in a Source File

- 1-1.** Find *the text that you are looking for*.

The find/replace operation is accessible through both a click sequence and a keyboard shortcut.

- 1-1-1.** Select **Edit > Find/Replace** or press **<Ctrl + F>**.

The Find/Replace dialog box opens.




Figure 265: Find/Replace Dialog Box

- 1-1-2.** Enter **the text that you are looking for** in the Find field.

1-1-3. Click **Find** or press <**Enter**> to find the next occurrence of *the text that you are looking for*.

1-1-4. Continue clicking **Find** or pressing <**Enter**> until you locate the specific instance that you are looking for.

With the **Wrap search** option enabled, the file is treated as a continuous loop and the find operation will jump to the next occurrence at the top of the file (when searching forward) or at the bottom of the file (when searching backward). A "ding" sound is made when the search wraps around.

If you are looking for text within a specific region of the code, you would first highlight the region to perform the search in and then launch the Find/Replace function as described in this set of instructions.

1-1-5. Click **Close** to close the Find/Replace dialog box.

Enabling Line Numbering in the Text Editor

Line numbering is on by default and can be toggled on and off.

1-1. Turn on or off line numbering in the text editor.

1-1-1. Open the source file in the editor if it is not already open.

1-1-2. Right-click in the left margin of the text editor to open the context menu.

This is where the line numbers appear if line numbering is enabled.

1-1-3. Select **Show Line Numbers** to toggle the line numbering.




Figure 266: Enabling Line Numbering

Setting Compiler Options

Compiler options describe the designer's intentions and goals to the compiler. These options directly affect how the object file is constructed. Here you will visit several of the common options.

1-1. Access the compiler options for your *application project name*.

- 1-1-1. Right-click the application to change or verify compiler options for and select **C/C++ Build Settings**.




Figure 267: Accessing the Compiler Settings for a Specific Application

The C/C++ Build Settings dialog box opens.

- 1-1-2. Click **Settings** to access the specific settings for the compiler.




Figure 268: Accessing the Compiler Settings

- 1-2. Compiler symbols enable you to define symbols for the pre-processor. By defining symbols here, no changes need to be made to the source code. The Defined Symbols entry enables you to add, remove, edit, and reorder your symbols.**

Remember that #ifdef only tests to see if a preprocessor symbol has been defined or not, and #if can test against specific values (e.g., assigning a value to a symbol can be done like this: NEW_SYMBOL=123).

- 1-2-1.** Click **Symbols** under the compiler entry under the Tool Settings tab.
- 1-2-2.** Click the green + icon to create a new symbol.
- 1-2-3.** Enter **the symbol name (and optionally a symbol value)** into the Enter Value dialog box.
- 1-2-4.** Click **OK** to complete the creation of this new symbol.

The above steps can be repeated as necessary to create as many symbols as you need.




Figure 269: Creating a New Symbol

- 1-3.** The Optimization tab enables you to select the level of optimization needed to meet your timing requirements for this application. Note that the optimization should be set to Zero (-O0) for debugging; otherwise, the one-to-one correspondence between source code and executing code is lost.

Remember that the levels of optimization listed in the pull-down menu are actually collections of specific optimization flags. Refer to the manual for a listing of which flags are enabled for each optimization level. If you are not happy with the pre-defined optimization levels, you can add your own optimization flags to the *Other optimization flags* text field. Remember that optimizations can change the way your code operates!

- 1-3-1.** Select the **Optimization** tab.
- 1-3-2.** Select your default level of optimization from the Optimization Level drop-down list.

Note: When debugging, you will want to set the optimization to *None* (-O0) so that the assembly code is not reorganized. This reorganization may result in higher performance, but breaks the relationship with the C source code. If this is done, then stepping through the source in the debugger will appear to jump around in unexpected ways.

- 1-3-3.** Add any additional flags to the Other optimization flags field.




Figure 270: Setting Optimization Levels

- 1-4. The Debugging tab enables you to select the level of debug information to debug the application. The debug levels are -g1 (minimal debug information), -g (default debug information) and -g3 (maximum debug information).**

- 1-4-1.** Select the **Debugging** tab.
1-4-2. Select **Maximum (-g3)** from the Debug level drop-down list.




Figure 271: Setting Debug Level

- 1-4-3.** Click on **Apply and Close**.
1-4-4. Click **Yes** if prompted to rebuild the application.

The application is rebuilt. A successful build is indicated when the program size is returned.

Setting Compiler Optimization Options

Compiler options describe the designer's intentions to the compiler. These options directly affect how the object file is constructed.

1-1. Set the baseline application's optimization to your desired level of optimization.

The Optimization tab enables you to select the level of optimization needed to meet your timing requirements for this application. Note that the optimization should be set to zero (-O0) for debugging; otherwise, the one-to-one correspondence between source code and executing code is lost.

Remember that the levels of optimization listed are collections of specific optimization flags. Refer to the *GNU Compiler Manual* for a listing of which flags are enabled for each optimization level.

If the predefined optimization settings do not suit your needs, you can add your optimization flags to the *Other optimization flags* text field.

Remember that optimizations can change the way your code operates.

1-1-1. Right-click your application project name and select C/C++ Build Settings.




Figure 272: Accessing the Compiler Settings for a Specific Application

The C/C++ Build Settings dialog box opens.

- 1-1-2. Click **Settings** in the left-hand navigation bar to access the specific settings for the compiler (1).
 - 1-1-3. Ensure that the **Tool Settings** tab is selected (2).
 - 1-1-4. Select the **Optimization** entry in the Tool Settings tab to access the optimization settings (3).
- The Optimization option is found in the compiler group.
- 1-1-5. Select **your desired level of optimization** from the Optimization Level drop-down list (4).

If there are any additional flags you can add them in the *Other optimization flags* field (5).




Figure 273: Accessing the Compiler Settings

- 1-1-6. Click **Apply and Close** to save your settings and exit (6).

Remember that you will have to manually rebuild the project for these settings to be applied to the code.

Adding Symbols to Application Project Settings

Adding a symbol to an application project is equivalent to adding a #DEFINE SYMBOL_NAME statement that is visible to the entire project. It is common practice to use symbols to conditionally compile code by guarding code with conditional pre-processor statements (e.g., #ifdef SYMBOL_NAME ... #endif).

Remember that #ifdef only tests to see if a preprocessor symbol has been defined or not, and #if can test against specific values (assigning a value to a symbol can be done like this: NEW_SYMBOL=123).

1-1. Add symbol(s) to the compiler settings.

- 1-1-1. Right-click **your application project name** project folder in the Explorer pane to open the context menu (1).
- 1-1-2. Select **C/C++ Build Settings** to open the edit window for this project (2).




Figure 274: Accessing the C/C++ Build Settings for the Application Project

- 1-1-3.** From the left side of the properties window, select **Settings** to view the tool settings (1).

If necessary, expand the C/C++ Build branch to see the Settings entry.

- 1-1-4.** If it is not already selected, select the **Tool Settings** tab (2).

- 1-1-5.** Under the appropriate compiler entry, select **Symbols** (3).

If necessary, expand the branch under the compiler type.

Since the tool supports multiple compiler toolchains for a host of processors, select the compiler for the specific processor you are using.

Generally, this will be the Arm® gcc compiler for the Zynq® families of devices and GNU for the MicroBlaze™ processor, regardless of the device that the Microblaze processor is in. The important aspect is that you are in the compiler options settings.

Symbols are entered one at a time. Follow tasks 6 through 8 for each element in this list: **application project symbol names as required**.

- 1-1-6.** Under the Defined symbols area, click the **Add** (New Document icon) to open a dialog box where you can enter a new symbol name (4).

- 1-1-7.** Enter the symbol name in the Enter Value dialog box (5).

- 1-1-8.** Click **OK** to add each new symbol (6).

Note: Symbols can only be added one at a time.




Figure 275: Defining a New Compiler Symbol

- 1-1-9.** Once all symbols are added, click **Apply and Close** to apply the changes and close the Properties dialog box (7).

If you are prompted to rebuild the index, click **Yes**.

Building the Projects

1-1. Confirm the build setting and build the projects.

- 1-1-1. Click the arrow (▼) next to the Hammer/Build icon (🔨).

Hint: If the Hammer icon is grayed out, select a project.

- 1-1-2. Select **the needed build configuration**.



Figure 276: Build Choices

This sets the default configuration for all future builds. This value can be changed at any time.

When you select a configuration, the compiler is launched.

Note: You can build the project directly by right-clicking the project (1) and selecting **Build Project** from the context menu (2).




Figure 277: Building Projects

This will build all projects with the settings specified in the build configuration.

Alternatively, you can click the Hammer/Build icon (🔨).

Any issues are shown in the Problems or Console tabs.

Running with a Default Configuration

Configurations are a powerful ally in setting up a run for specific sets of criteria. The default configuration settings are adequate for most basic programs and do not require clicking through multiple dialog boxes just to run the program.

1-1. Run **your application project name** with the default configuration settings.

- 1-1-1. Right-click **your application project name** from the Explorer pane (1).
- 1-1-2. Select **Run As** from the context menu (2).
- 1-1-3. Select **Launch on Hardware (Single Application Debug)** to immediately launch the application on the hardware (3).

Note: Selecting **Launch on Hardware (GDB)** will also work; however, this is a deprecated flow.




Figure 278: Launching the Application on Hardware Using the Default Configuration Settings

If an application is already running, a warning message will appear asking you to terminate the previous session. If you receive this message, click **Yes** to terminate the running application and run the new scenario.

The application runs.

--- Alternative Method ---

Select **your application project name** from the Explorer pane.

Once the application project is selected, click the **Run** icon (green circle with a white play symbol) and then select the type of run as explained above.

Setting Up a Run Configuration for a Linux Application

1-1. Create a Run configuration.

Run configurations associate an ELF object file to a target for execution.
Here, the target is a board accessed over a TCP/IP connection.

- 1-1-1. Click the **C/C++** perspective (top right) to return to the original perspective.
- 1-1-2. Right-click **your application project name** from the Explorer pane (1).
- 1-1-3. Select **Run As** (2).
- 1-1-4. Select **Run Configurations** (3).




Figure 279: Selecting Run Configurations

A Run configuration defines how you want the system to work when running an application. While there are a significant number of switches and options, the most common are shown below.

1-2. Set up a Linux Run configuration for your *application project name*.

- 1-2-1. Right-click **your application project name** from the Explorer pane (1).
- 1-2-2. Select **Run As** from the context menu (2).
- 1-2-3. Select **Run Configurations** (3).




Figure 280: Creating a Run Configuration for an Application

The Run Configurations dialog box opens.

1-2-4. Double-click **Single Application Debug** to create a launch configuration (1).

Alternatively, you can select **Single Application Debug** and click the **New Launch Configuration** icon (2).

If this is the first debug configuration being created for the project, descriptions of the various options appear in the left pane. If one or more configurations exist, then the last open configuration will be displayed. Regardless, a new configuration can always be added. Existing configurations are shown in the left pane and can be selected for editing.




Figure 281: Creating a New Run Configuration

A new Run configuration is created named *System Debugger using Debug_your application project name.elf on Local* and the configuration information appears in the right pane.

By default, the Main tab is selected and shows general information about the configuration.

- 1-2-5.** Select the **Target Setup** tab so that you can begin specifying how you want the device to boot (1).

- 1-2-6.** Ensure that a bitstream file is present (2).

Typically, bitstreams are missing when there is not a design component in the PL, or the bitstream was not exported as part of the XSA file. Generally, if the XSA includes the bitstream, then this field will be automatically populated.

- 1-2-7.** Ensure that the **Program FPGA** option is selected (3).




Figure 282: Run Configurations Dialog Box

The new configuration will appear with other existing configurations and have the name of your application.

You will also note that many fields are automatically filled in for you using the name of your application as the basis. That is, if your application is named *XYZ*, then the Name field will be populated with *XYZ Debug*. Most users will leave the other settings at their default.

- 1-2-8.** Click **Run** to close the dialog box and launch the software application on the hardware evaluation board (4).

1-3. Configure the debug type and host connection.

- 1-3-1. Double-click **Xilinx C/C++ application (System Debugger)** to create a launch configuration.
- 1-3-2. Select **Linux Application Debug** from the Debug Type drop-down list (1).
- 1-3-3. Click **New** next to the Connection drop-down list (2).
- 1-3-4. Enter **your board** in the Target Name field (3).
- 1-3-5. Enter **the IP address of the board** in the Host field (4).
- 1-3-6. Enter **1534** in the Port field (4).




Figure 283: Selecting the Debug Type and Connection

- 1-3-7. Click **OK** (5).

1-4. Select the application and remote file path to copy the ELF file to the board.

- 1-4-1. Select the **Application** tab (1).
- 1-4-2. Click **Browse** next to the Local File Path field (2).
- 1-4-3. Select the local file path to be \$<the topic cluster name>/lab/your application project name/Debug/your application project name.elf if not automatically populated (3).
- 1-4-4. Enter /tmp/your application project name.elf in the Remote File Path field (4).




Figure 284: Selecting the Local File Path and Remote File Path

- 1-4-5. Click **Run** (5).

Setting Up a Run Configuration for a Hardware Target

A Run configuration defines how you want the system to work when running an application. While there are a significant number of switches and options, the most common are shown below.

1-1. Set up a Run configuration for your *application project name*.

- 1-1-1. Right-click **your application project name** from the Explorer pane (1).
- 1-1-2. Select **Run As** from the context menu (2).
- 1-1-3. Select **Run Configurations** (3).




Figure 285: Creating a Run Configuration for an Application

The Run Configurations dialog box opens.

1-1-4. Double-click **Single Application Debug** to create a launch configuration (1).

Alternatively, you can select **Single Application Debug** and click the **New Launch Configuration** icon (2).

If this is the first debug configuration being created for the project, descriptions of the various options appear in the left pane. If one or more configurations exist, then the last open configuration will be displayed. Regardless, a new configuration can always be added. Existing configurations are shown in the left pane and can be selected for editing.




Figure 286: Creating a New Run Configuration

A new Run configuration is created named *Debugger_your application project name-Default*, and the configuration information appears in the right pane.

By default, the Main tab is selected and shows general information about the configuration.

- 1-1-5.** Select the **Target Setup** tab so that you can begin specifying how you want the device to boot (1).
- 1-1-6.** Ensure that a bitstream file is present (2).

Typically, bitstreams are missing when there is not a design component in the PL, or the bitstream was not exported as part of the XSA file. Generally, if the XSA includes the bitstream, then this field will be automatically populated.

- 1-1-7.** Ensure that the **Program FPGA** or **Program Device** option is selected (3).




Figure 287: Run Configurations Dialog Box

The new configuration will appear with other existing configurations and have the name of your application.

You will also note that many fields are automatically filled in for you using the name of your application as the basis. That is, if your application is named *XYZ*, then the Name field will be populated with *XYZ Debug*. Most users will leave the other settings at their default.

- 1-1-8.** Click **Run** to close the dialog box and launch the software application on the hardware evaluation board (4).

Setting Up a Run Configuration for an Emulator Target

A Run configuration defines how you want the system to work when running an application. While there are a significant number of switches and options, commonly used options for emulation are included in the direct launching options shown here. If other settings are required, they can be set by creating a Run Configuration and selecting the desired options.

1-1. Execute an emulator run for your *application project name*.

- 1-1-1. Right-click **your application project name** from the Explorer pane (1).
- 1-1-2. Select **Run As** from the context menu (2).
- 1-1-3. Select **Launch SW Emulator (Single Application Debug)** (3).




Figure 288: Launching the Application on the Emulator

The Run Configurations dialog box opens.

- 1-1-4. If you are asked to launch the emulator before running the application, select **Start Emulator and Run**.

The emulator will begin, and you can monitor the progression of the tool in the lower-right corner of the tool. Once the code begins running, any output will appear in the emulator console.

Note: The emulation begins with the execution of the First Stage Boot Loader. You will notice the various stages of booting occurring in the Emulation Console.

Creating and Running the Default Debug Configuration

There are many options as to how to set up the Debug configuration. Often, the default options are enough when you just want to quickly run your application in debug mode.

1-1. Run the default Debug configuration for your *application project name*.

- 1-1-1. Right-click **your application project name** from the Explorer pane (1).
- 1-1-2. Select **Debug As** from the context menu (2).
- 1-1-3. Select **the debugger mode** to switch to the Debug perspective and begin the debugging session (3).




Figure 289: Launching the Debug Session with the Default Configuration

You will see the window showing the progress of programming the target hardware.

When the Launch on Emulator mode is selected, you will be asked to launch the emulator before running the application.

- 1-1-4. If you selected Launch SW Emulator, then you will need to click **Start Emulator and Debug** to begin the debugging process.

Note: If you are running on hardware, the bitstream will be loaded.

Switching Perspectives

1-1. A perspective is a collection of views that assist you in a specific task. There are several predefined views, including a Design perspective for developing applications and a Debug view for debugging. You can create your own perspectives as well.

1-1-1. Locate the icon for the perspective that you would like to switch to in the upper right-hand corner.

1-1-2. Click the desired icon.




Figure 290: Clicking the Desired Icon

Debugging

In This Section

Breakpoints.....	234
------------------	-----

Breakpoints

In This Section

Opening the Breakpoints View	235
Adding Breakpoints.....	235
Running to a Breakpoint	236
Creating a Conditional Breakpoint	237
Enabling and Disabling a Breakpoint	238
Removing Breakpoints.....	239

Opening the Breakpoints View

1-1. Open the Breakpoints view (tab).

- 1-1-1. Select the **Breakpoints** tab to see all of the automatically generated breakpoints as well as any breakpoints that you have created.

Tip: If you click the X in the tab, the tab will close. You can reopen the view by selecting **Window > Show View > Breakpoints**.



Figure 291: Locating the Breakpoints Tab

Adding Breakpoints

1-1. Add a breakpoint at the current line.

There are several methods to add a breakpoint at a specific line.

Method 1: Use the breakpoint Properties dialog box:

- o Right-click the line number (1)
- o Select **Add Breakpoint** from the context menu (2)
- o [Optional] Configure conditional breakpoint settings (3)
 - If no specifics are identified, then an unconditional breakpoint is created at the selected line.
 - Conditional breakpoints work by pausing at the line that the conditional breakpoint was set. If the conditions are met, the execution is suspended. If the conditions are not met, then execution continues.
- o Click **Apply and Close** (4)




Figure 292: Adding a Breakpoint Using the Full Breakpoint Window

Method 2: Right-click the line number and select **Toggle Breakpoint** from the context menu.

If you select Toggle Breakpoint, then an unconditional breakpoint will be created (or removed if one already existed) on the line you specified using the default breakpoint properties.

Method 3: Double-click the line number (this is the same behavior as Toggle Breakpoint).

- 1-1-1. Using one of the above methods, add a breakpoint at the specified line.

Running to a Breakpoint

1-1. Run to the next breakpoint.

- 1-1-1. Click the **Resume** icon (▶) or press <**F8**> to continue operation.

The application will run until:

- An unconditional breakpoint is met,
- A conditional breakpoint whose condition is satisfied is met, or
- The user halts (■) or pauses (□) execution

Creating a Conditional Breakpoint

Breakpoints can be made conditional. This means that when the breakpoint is set at a line of code and that line of code is reached, then a C style expression is evaluated. If that expression evaluates "true", then execution pauses on that line; otherwise, execution continues as if there were no breakpoint present.

The most common way to do this is when you add a breakpoint. Alternatively, you can access the properties for an existing breakpoint.

1-1. Create a conditional breakpoint.

- 1-1-1. Right-click the breakpoint in the Editor window (1).

Note: If the breakpoint already exists, you can also right-click the breakpoint in the Breakpoints view.

- 1-1-2. Select **Add Breakpoint** from the context menu (2).

Note: If you access the breakpoints from the Breakpoints view, select **Breakpoint Properties** to open the associated dialog box.

- 1-1-3. Enter **your conditional expression** in the Condition field (3).

Remember that variable scoping rules apply. That is, the variables that you are testing in this conditional must be "active" when this breakpoint is tested.

- 1-1-4. Enter **the number of times the met condition should be skipped** in the Ignore count field (4).

The ignore count capability allows the breakpoint to be reached this many times before execution is paused.

For example, if a conditional breakpoint were placed on a line of code within a loop, and the ignore count value were set to 3, then on the third occurrence of the condition being met, the breakpoint would trigger and pause the execution.




Figure 293: Configuring a Conditional Breakpoint

- 1-1-5. Click **Apply and Close** to save the breakpoint properties and exit (5).

Enabling and Disabling a Breakpoint

1-1. Breakpoints can be enabled or disabled using one of the following methods:

- From the Breakpoints tab
- From the Editor window

1-1-1. Select the **Breakpoints** tab (1).

If the Breakpoints tab is not visible, select using **Window > Breakpoints**.

1-1-2. Select the breakpoint to toggle (2).

1-1-3. Select the check box to toggle the state of this breakpoint (3).

A check mark will be absent when the breakpoint is disabled.




Figure 294: Setting and Clearing Breakpoints

Alternatively, breakpoints can be toggled from the Editor window as follows.

1-1-4. Locate the breakpoint to toggle in the Editor window.

1-1-5. Right-click the **Breakpoint** icon and select either **Enable Breakpoint** or **Disable Breakpoint**.




Figure 295: Enabling and Disabling a Breakpoint from the Editor

Note: If the breakpoint is currently enabled, then the **Disable Breakpoint** option will appear in the context menu. Conversely, if the breakpoint is currently disabled, then the **Enable Breakpoint** option will appear in the context menu.

Removing Breakpoints

1-1. Remove a breakpoint from a line of code.

1-1-1. Right-click the breakpoint that you want to remove.

1-1-2. Select **Toggle Breakpoint**.




Figure 296: Selecting Toggle Breakpoint

-- OR --

Breakpoints can be removed from the Breakpoints window.

1-1-3. Right-click the breakpoint that you want to remove.

1-1-4. Select **Remove** from the context menu to remove the selected breakpoint.




Figure 297: Selecting Remove

Configuring the Vitis Serial Terminal

The Vitis serial terminal is an interface that only supports serial port/UART communications. The more general Terminal tab supports other formats, such as SSH and Telnet.

Since serial port communications occur over the USB, which is an enumerated interface, the board must be powered on with the cable connected for the port to be recognized.

If you are using the VM, ensure that the proper USB port is allowed to cross the host/VM threshold by selecting **Devices > USB > Xilinx your board [0800]** in the VirtualBox Manager for Zynq UltraScale+ MPSoC/Versal ACAP boards, or selecting **Devices > USB > Digilent Adept USB Device [0700] *AND* Silicon Labs CP2103 USB to UART Bridge Controller [0100]** for Zynq-7000 SoC boards.

1-1. Locate the Vitis Serial Terminal tab.

- 1-1-1. If the Vitis Serial Terminal tab is not currently visible, select **Window** (1) > **Show view** (2) to see a list of commonly opened views.
- 1-1-2. Expand the **Xilinx** entry (3).
- 1-1-3. Select **Vitis Serial Terminal** (4).




Figure 298: Opening the Vitis Serial Terminal

- 1-1-4. Click **Open** to access the Vitis serial terminal (5).

This tab typically opens adjacent to the Console tab. You can leave this terminal in this position or drag the tab to another window region.

1-2. Configure the Vitis serial terminal.

- 1-2-1. Click the green '+' sign to open the Connect to Serial Port dialog box.




Figure 299: Adding or Associating a Port to the Terminal

- 1-2-2. Select the serial port that is connected to the device you want to communicate with (1).

This is the port number associated with the serial port/USB connection from your board. Your board must be powered on to see this port.

Some boards have two USB ports: one for the serial port and another for JTAG. Other evaluation boards use a multi-ported USB serial port bridge that contains four serial ports, three COM ports, and one serial port dedicated to the JTAG chain(s). If this is the case, the three COM ports will be in numerical order.

You should select the lowest number COM port that is attached to PS uart 0.

Note: If you are using the CustEd VM, the port selection for the multi-ported devices will be /dev/ttyUSB1. The Zynq-7000 SoC boards will use /dev/ttyUSB0 for the serial port and /dev/ttyUSB1 for the JTAG connection.

- 1-2-3. Set the baud rate to **115200** (2).

- 1-2-4. Leave the other settings at their defaults.




Figure 300: Configuring the Terminal

- 1-2-5. Click **OK** to save these settings and begin the terminal session (3).

Closing the Vitis IDE

1-1. Close the Vitis IDE.

- 1-1-1. Select **File > Exit** to save the configuration and exit the tool.

If you have not configured your workspace to not request confirmation on close, a dialog box will appear confirming that you want to exit.

Note: You can select **Remember my decision** to avoid this confirmation in the future.



Figure 301: Confirming Exit from the Vitis IDE

- 1-1-2. Click **Exit** to exit the tool if this dialog box appears.

QEMU Operations [Last Updated Version 2019.1]

In This Section

Opening the VirtualBox and Running an OS.....	243
Running an Application on QEMU from SDK.....	244
Selecting the QEMU Console Log.....	246
Setting Up a (QEMU) System Debugger Debug Configuration	247
Stopping QEMU.....	248
Starting QEMU	249
Shutting Down a Running QEMU Virtual Machine Using the Command Prompt	249

Opening the VirtualBox and Running an OS

VirtualBox is a software tool that enables users to run different operating systems under an existing host operating system.

1-1. Open VirtualBox to run the hosted OS operating system on this host.

- 1-1-1. Select **Start > All Programs > Oracle VM VirtualBox > Oracle VM VirtualBox** or double-click the **VirtualBox** icon ().

VirtualBox opens and lists operating systems available for launching on the left side of the pane.

If a pop-up window appears informing you that there is a newer version of VirtualBox available, click **Skip** to continue with the version provided to you.



Figure 302: Opening VirtualBox

- 1-1-2. Double-click the **hosted OS** operating system to load it.

This will cause a new window to open showing the interface to the selected operating system.

- 1-1-3. Review the notices (if any) that appear at the top of the window.

If these are not significant, close the messages.

An example of Ubuntu Linux is shown below.




Figure 303: Closing Information Messages

Running an Application on QEMU from SDK

You will now configure the application to run on QEMU.

1-1. Run **your application project name** with the default configuration settings.

- 1-1-1. Right-click **your application project name** in the Project Explorer to open the context menu.
- 1-1-2. Select **Run As > Run Configurations**.
- 1-1-3. Select **Xilinx C/C++ application (System Debugger on QEMU)** to indicate which type of configuration to create (1).
- 1-1-4. Click the **New Launch Configuration** icon to create the configuration (2).

This will create the specific configuration (3).

You can review the automatically filled fields under the various tabs.




Figure 304: Verifying the Target Setup Tab (Example)

1-1-5. Select the **Application** tab to view the details for the application (1).

1-1-6. Select **the processor you wish to target** in the list box (2).

No changes are required for this project; however, it is worth noting how the various applications can be mapped to processors. This is useful when you are launching programs on multiple processors in a complete multi-processor environment rather than just testing an application running on a single processor at a time.




Figure 305: Verifying the Application Tab

Note: It is possible to retarget the processor that the application will execute on by selecting a different processor and configuring it accordingly.

1-1-7. Click **Run** to launch QEMU and run the applications listed in the QEMU emulator (3).

You should see a dialog box open indicating that QEMU is being configured and the results posted to the serial port will appear in the Emulation Console.

Selecting the QEMU Console Log

The QEMU Console, sometimes referred to as the emulation console, displays the information coming from the QEMU emulator. Here you will open this normally hidden view.

1-1. Select the emulation console.

- 1-1-1. Select **Window > Show View > Other** to open the list of views.

A dialog box will open with a list of available views.

- 1-1-2. Expand the **Xilinx** folder to see the options.

- 1-1-3. Select **Emulation Console** to open a view to the emulation console.




Figure 306: Selecting Emulation Console

- 1-1-4. Click **OK** to close the dialog box.

The QEMU Console log is now visible in the C/C++ perspective, usually in the lower-right corner when in the C/C++ (Run) perspective or in the upper-right corner when in the Debug perspective.

Setting Up a (QEMU) System Debugger Debug Configuration

A Debug configuration defines how you want the system to work when performing a debug operation and maps an ELF object file to a target for execution. Typically, a debug operation switches to the Debug perspective. While there are a significant number of switches and options, the most common are shown below.

1-1. Set up a debug configuration for a specific application project.

- 1-1-1. Right-click **your project name** in the Project Explorer pane that you want to create the Debug configuration for (1).
- 1-1-2. Select **Debug As** to open the sub-menu of predefined configurations and the configuration manager (2).
- 1-1-3. Select **Debug Configurations** to view all the available debug options (3).




Figure 307: Creating a Debug Configuration (QEMU)

The Debug Configurations dialog box opens.

- 1-1-4. Double-click **Xilinx C/C++ application (System Debugger on QEMU)** to create a new configuration for your application.




Figure 308: Creating a New Debug Configuration (QEMU)

Note: A new Debug configuration is created. Note the default configuration name and other parameters that are automatically filled in. In most cases, you just need to click the Debug button to begin the session. This Debug configuration menu is useful when you want to later change debug parameters. The new configuration will appear with other existing configurations and have the name of your application.

You should also note that a number of fields are automatically filled in for you using the name of your application as the basis (that is, if your application is named "XYZ", then the Name field will be populated with XYZ Debug, and the C/C++ Application field will be populated with Debug\XYZ.elf).

- 1-1-5. Click **Debug** to close the window and launch the debugging session.
- 1-1-6. Click **Yes** if the Confirm Perspective Switch dialog box appears.

Optional: Select the **Remember my decision** option to prevent this dialog box from opening when switching to the debug perspective.




Figure 309: Confirm Switch Perspective

The Debug Perspective view opens.

Stopping QEMU

1-1. Stop QEMU.

- 1-1-1. Select **Xilinx Tools > Configure QEMU Settings**.
- 1-1-2. Click **Stop QEMU**.

Note: The QEMU Status should change to Stopped.

- 1-1-3. Click **OK** to close the Configure QEMU Settings window.

Starting QEMU

1-1. Start QEMU.

1-1-1. Select **Xilinx Tools > Configure QEMU Settings**.

1-1-2. Click **Start QEMU**.

Note: The QEMU Status should change to Running.

1-1-3. Click **OK** to close the Configure QEMU Settings window.

Shutting Down a Running QEMU Virtual Machine Using the Command Prompt

1-1. Shut down the running QEMU virtual machine.

1-1-1. Enter the following from the command line of the virtual machine (only for Linux):

```
[host] $ poweroff
```

Several system messages will be displayed in the console as the Linux instance is shutting down.

1-1-2. Enter the key combination <**Ctrl + A**> followed by **X** to terminate the QEMU session.

PetaLinux Operations [Last Updated Version 2021.1]

In This Section

Creating a New PetaLinux Project (Using Any BSP with Project Name).....	250
Creating a New PetaLinux Project (Using an Avnet BSP).....	250
Creating a New Application	251
Creating a New Application (Enable App)	251
Creating a New Application (Enable App) Using Any BSP	252
Selecting the New Application to be Included in the Build Process.....	253
Building the Linux Image	254
Booting the Linux Image on the Board (Running Netboot)	255
Running the Application in QEMU	256
Configuring Network Settings.....	256
Adding Ethernet Options	260

Creating a New PetaLinux Project (Using Any BSP with Project Name)

1-1. Use the petalinux-create command to create a new embedded Linux for the chosen platform.

1-1-1. Change to the lab directory:

```
[host] $ cd $TRAINING_PATH/<the topic cluster name>/lab
```

This is done so that when the petalinux-create command is run, the project is created at this location.

1-1-2. Create a new PetaLinux project:

```
[host] $ petalinux-create -t project -s your BSP name -n your project name
```

Note: After the command is executed, information about the created project will be displayed.

Note: The PetaLinux project directory is \$TRAINING_PATH/<the topic cluster name>/lab/your project name and this is where all work for this project must be performed.

1-1-3. Change the directory to the PetaLinux project:

```
[host] $ cd your project name
```

Creating a New PetaLinux Project (Using an Avnet BSP)

1-1. Use the petalinux-create command to create a new embedded Linux platform and choose the platform.

1-1-1. Enter the following command from the <the topic cluster name> directory to create a new PetaLinux project:

```
[host] $ petalinux-create -t project -s /media/xilinx/tools/avnet-digilent-zedboard-v2022.2-final.bsp
```

INFO: Create project:

INFO: Projects:

INFO: * avnet-digilent-zedboard-2022.2

INFO: has been successfully installed to /media/xilinx/training/<the topic cluster name>/lab

INFO: New project successfully created in /media/xilinx/training/<the topic cluster name>/lab

The above command assumes that the board support package (BSP) is installed in the /media/xilinx/tools directory. Modify the path if the BSP is in a different location.

You should see the project directory (/media/xilinx/training/<the topic cluster name>/lab): avnet-digilent-zedboard-2022.2.

Creating a New Application

1-1. Create a new application.

The PetaLinux tools allow you to create user application templates for either C or C++. These templates include application source code and makefiles so that you can easily configure and compile applications for the target and install them into the root file system.

- 1-1-1.** Change the directory to the PetaLinux project:

```
[host] $ cd ${TRAINING_PATH}/<the topic cluster name>/lab/your project name
```

- 1-1-2.** Enter the following command to create a new user application inside the PetaLinux project:

```
[host] $ petalinux-create -t apps --name your application --template c
```

Creating a New Application (Enable App)

1-1. Create a new application and enable it in the root file system.

The PetaLinux tools allow you to create user application templates for either C or C++. These templates include application source code and makefiles so that you can easily configure and compile applications for the target and install them into the root file system.

- 1-1-1.** Make sure that you are in the PetaLinux project directory \${TRAINING_PATH}/<the topic cluster name>/lab/plnx_proj.

- 1-1-2.** Enter the following command to create a new user application inside a PetaLinux project:

```
[host] $ petalinux-create -t apps --name your application --enable
```

The --enable option automatically enables it in the project's root file system. To create a C++ application template, pass the --template c++ option.

Creating a New Application (Enable App) Using Any BSP

1-1. Create a new application and enable it in the root file system.

The PetaLinux tools allow you to create user application templates for either C or C++. These templates include application source code and makefiles so that you can easily configure and compile applications for the target and install them into the root file system.

- 1-1-1. Make sure that you are in the PetaLinux project directory \$TRAINING_PATH/<the topic cluster name>/lab/plnx_proj.
- 1-1-2. Enter the following command to create a new user application inside a PetaLinux project:

```
[host] $ petalinux-create -t apps --name the desired source file  
--enable
```

Note: After execution the following information will be printed.

INFO: Create apps: the desired source file

INFO: New apps successfully created in \$TRAINING_PATH/<the topic cluster name>/lab/your project name/project-spec/meta-user/recipes-apps/your application project name

INFO: Enabling created component...

INFO: Sourcing build environment

INFO: Silentconfig rootfs

INFO: your application project name has been enabled

Note: The new application that you have created can be found in the <project-root>/project-spec/meta-user/recipes-apps/your application project name directory, where <project-root> is \$TRAINING_PATH/<the topic cluster name>/lab/your project name.

The --enable option automatically enables the just created application in the project's root file system. To create a C++ application template, pass --template c++ as another parameter to the just entered command.

Selecting the New Application to be Included in the Build Process

1-1. Select the new application to be included in the build process. The application is not enabled by default.

- 1-1-1. Ensure that your current working directory (project directory) is \$TRAINING_PATH/<the topic cluster name>/lab/your project name.
- 1-1-2. Enter the following command to launch the rootfs configuration menu:

```
[host] $ petalinux-config -c rootfs
```

Note: Make sure that the terminal window is at least 80 columns wide. If your terminal is not at least 80 columns wide, you will see "Error: Failed to config linux/rootfs! Your display is too small to run menuconfig."

The Linux/rootfs configuration menu opens.




Figure 310: Linux/rootfs Configuration Menu

- 1-1-3. Press the **Down Arrow** key (↓) to scroll down the menu to **apps**.
- 1-1-4. Press <Enter> to go into the apps submenu.

The new application **your application** is listed in the menu.

- 1-1-5. Press <Y> to select the application **your application**.

Selecting the application will be included in the build process.

- 1-1-6. Select **Exit** and save the configuration.

Building the Linux Image

1-1. Build the Linux image.

This process will take approximately an hour, depending on your system configuration. If you have time, you can build the image yourself with the process provided here, or you can skip this instruction and proceed with the next step in the lab.

Extremely important! Before running the petalinux-build command, make sure that you are connected to the internet.

- 1-1-1. Make sure that you are in the root of the PetaLinux project directory:

```
[host] $ pwd
```

If you are not at the proper location, you can navigate there by entering:

```
cd ${TRAINING_PATH}/<the topic cluster name>/lab/your project name
```

- 1-1-2. Enter the following command to build the image:

```
[host] $ petalinux-build
```

Note: This process will take approximately an hour, depending on your system configuration.

Running `petalinux-build` in the project directory will build the system image, including the selected user application `your project name`.

The full compilation log (`build.log`) is stored in the build subdirectory of the PetaLinux project. The Linux software images and the device tree are generated in the `<plnx_project_root>/images/linux` subdirectory of the PetaLinux project.

Booting the Linux Image on the Board (Running Netboot)

1-1. Boot the new Linux image on the board.

- 1-1-1.** Press any key to stop auto-boot when you see messages similar to the following in the GtkTerm window:

```

GtkTerm - /dev/ttyUSB1 115200-8-N-1
File Edit Log Configuration Control Signals View Help
Xilinx Zynq MP First Stage Boot Loader
Release 2019.01 - 12:19:18
NOTICE: ATF running on XCZU7EV/silicon v4/RTL5.1 at 0xffffea000
NOTICE: BL31: Secure code at 0x0
NOTICE: BL31: Non secure code at 0x8000000
NOTICE: BL31: v2.0(release):xilinx-v2018.3-720-g80d1c790
NOTICE: BL31: Built : 12:18:28, Aug 21 2019
PMUFW: v1.1

U-Boot 2019.01 (Aug 21 2019 - 12:17:16 +0000)

Board: Xilinx ZynqMP
DRAM: 2 GiB
EL Level: EL2
Chip ID: zu7ev
MMC: mmc@ff170000: 0
Loading Environment from SPI Flash... SF: Detected n25q512a with page size
256 Bytes, erase size 64 KiB, total 64 MiB
*** Warning - bad CRC, using default environment

In: serial@ff000000
Out: serial@ff000000
Err: serial@ff000000
Board: Xilinx ZynqMP
Bootmode: LVL SHIFT SD MODE1
Reset reason: EXTERNAL
Net: ZYNQ GEM: ff0e0000, phyaddr c, interface rgmii-id
eth0: ethernet@ff0e0000
U-BOOT for BasicHwDesign

ethernet@ff0e0000 Waiting for PHY auto negotiation to complete.....
..... TIMEOUT !
Hit any key to stop autoboot: 0
ZynqMP>
ZynqMP>
ZynqMP>
ZynqMP> █

```

Figure 311: Stopping the Autoboot (ZedBoard)

If the system has booted, reset the board (BTN7) again and stop auto-boot.

Note: If you have finished setting the IP address and server IP address and saved once, you can directly run the command `run netboot`.

- 1-1-2.** Set the IP address for the target board so that it can communicate to the host and load the new image:

`Zynq> setenv ipaddr 192.168.1.10`

- 1-1-3.** Set the TFTP server IP to the host IP:

`Zynq> setenv serverip 192.168.1.1`

- 1-1-4.** Save the environment to the SPI Flash:

`Zynq> saveenv`

- 1-1-5.** Download and boot the new image using TFTP:

`Zynq> run netboot`

This command will download the `image.ub` file from `/tftpboot` on the host to the main memory of the ARM Cortex MPCore system and boot the system with the image.

Running the Application in QEMU

1-1. Run the application in QEMU.

- 1-1-1. Enter the following command to boot the newly built PetaLinux image through QEMU:

```
# petalinux-boot --qemu --kernel
```

- 1-1-2. After the system boots, log into the system by entering `root` as both the login name and password.

Configuring Network Settings

1-1. Launch VirtualBox.

- 1-1-1. Select **Start Menu > All Programs > Oracle VM VirtualBox > Oracle VM VirtualBox** to start the VirtualBox Manager program.
- 1-1-2. Select the **name of the virtual machine** virtual machine titled from the left pane (1).
- 1-1-3. Double-click the virtual machine (1) or click the green right arrow icon to launch the selected virtual machine (2).




Figure 312: VirtualBox Manager Window

The name of the virtual machine will now launch in a new window.

- 1-1-4. Click the **Maximize** (□) icon in the window title bar to make it full screen if the virtual machine window is not maximized.

1-2. Disable the Static IP settings.

1-2-1. Press <Ctrl + Alt + T> to open a new terminal window.

1-2-2. Enter the following command to open the interface file:

```
gedit /etc/network/interfaces
```

1-2-3. Comment all the lines in the interfaces file except the two lines as shown below:

```
#interfaces(5) file used by ifup(8) and ifdown(8)

auto lo

iface lo inet loopback

#auto eth0

#iface eth0 inet static
#address 192.168.1.1
#netmask 255.255.255.0
#broadcast 192.168.1.255
#gateway 192.168.1.
```

1-2-4. Press <Ctrl + S> to save the changes.

1-2-5. Click <X> in the upper-left corner of the gedit window to exit the editor.

1-2-6. Enter the following command in the terminal to shut down the OS:

```
sudo poweroff
```

1-2-7. Enter **xilinx** as password when asked to enter a password.

1-3. Change the VirtualBox network settings.

1-3-1. Select **Network** as shown in the figure below.




Figure 313: Selecting the Network Tab

- 1-3-2. Select the **Enable Network Adapter** option to enable the network adapter.




Figure 314: Enabling the Network Adapter

- 1-3-3. Select the appropriate name option from the drop-down list.

This will vary from system to system. The figures shown here are for illustration purposes only.




Figure 315: Selecting the Appropriate Network Connection

This example shows that **Intel(R) Dual Band Wireless-AC 8260** (or the wired network **Intel(R) Ethernet Connection (2) I219-LM**) is selected because it is the name of our network connection on the Windows machine running at the backend as shown below.




Figure 316: Network Connection on Windows Machine

You will have to check the network connection of your Windows machine and then select the appropriate name in the VirtualBox.

- 1-3-4. Select the **Advanced** option in the Adapter tab in the VirtualBox to show the extra configuration parameters.
- 1-3-5. Edit the configuration as shown below.




Figure 317: Configuring Advanced Options

Note: The network connection name may be different in your environment.

- 1-3-6. Click **OK** to bring the changes into effect.

Adding Ethernet Options

1-1. Add the Ethernet information in the device tree.

1-1-1. Change to the device tree folder:

```
[host] $ cd  
<project-root>/project-spec/meta-user/recipes-bsp/device-tree/files
```

Note: <project-root> here is the \$<the topic cluster name>/lab/your project name directory.

1-1-2. Open the system-user.dtsi file:

```
[host] $ gedit system-user.dtsi
```

1-1-3. Add the following lines at the end of the file:

Note: You will find the completed system-user.dtsi in the \$<the topic cluster name>/support directory.

```
&gem3 {  
    status = "okay";  
    local-mac-address = [00 0a 35 00 02 90];  
    phy-mode = "rgmii-id";  
    phy-handle = <&phy0>;  
    phy0: phy@c {  
        reg = <0xc>;  
        ti,rx-internal-delay = <0x8>;  
        ti,tx-internal-delay = <0xa>;  
        ti,fifo-depth = <0x1>;  
    };  
};  
  
&qspi {  
    status = "okay";  
    flash@0 {  
        compatible = "m25p80"; /* 32MB */  
        #address-cells = <1>;  
        #size-cells = <1>;  
        reg = <0x0>;  
        spi-tx-bus-width = <1>;  
        spi-rx-bus-width = <4>; /* FIXME also DUAL configuration  
possible */  
        spi-max-frequency = <108000000>; /* Based on DC1 spec */  
        partition@qspi-fsbl-uboot { /* for testing purpose */  
            label = "qspi-fsbl-uboot";  
            reg = <0x0 0x100000>;  
        };  
        partition@qspi-linux { /* for testing purpose */  
            label = "qspi-linux";  
            reg = <0x100000 0x40000>;  
        };  
};
```

```
partition@qspi-device-tree { /* for testing purpose */
    label = "qspi-device-tree";
    reg = <0x00140000 0x2000000>;
};

partition@qspi-rootfs { /* for testing purpose */
    label = "qspi-rootfs";
    reg = <0x02140000 0x80000>;
};

};
```

- 1-1-4.** Save and close the file.

Board, OS, COM, and IP Address Tasks [Last Updated Version 2022.1]

In This Section

Configuring the Terminal	262
Setting Up the ZCU104 Board	264
Setting Up the VCK190 Board	265
Determining the COM Port Assigned by the USB Driver	268
Linux Operations	271
Running a Virtual Machine Using VirtualBox	273
Cleaning Up the VirtualBox File System	274
Setting the Static Host IP Address Using Windows 10	274
Setting the Static Host IP Address Using Linux	278
Verifying Board Jumper/Switch Settings Configured to Boot from the SD Card	280
Powering Up the Hardware Platform	280
Preparing an SD Card	281
Booting Linux	282
Launching and Configuring the Terminal Emulator	283
Setting the Jumpers on the ZC702 Board	288
Setting the Jumpers on the ZC706 Board	291
Setting the Jumpers on the ZCU102 Board	294
Setting the Jumpers on the ZCU104 Board	296
Setting the Jumpers on the ZedBoard	298
Setting Up the Hardware - KC705	299
Setting Up the Hardware - KCU105	301

Configuring the Terminal

The Terminal tab is used with a serial source (UART), SSH, or Telnet session. The following instructions will show you how to configure this tab to work with a serial UART.

1-1. Open the Terminal tab.

- 1-1-1. If the Terminal tab is not visible, select **Windows > Show View > Other > Terminal > Terminal** to open it or create a new Terminal tab.

This will open a Terminal tab in one of the panels. The tab can be moved to any other panel by click-dragging it to the new panel.

Note: More than one terminal can be enabled at a time.

- 1-1-2. Select the **Terminal** tab to access the terminal icons (1).

- 1-1-3. Click the **Settings** icon (2).





Figure 318: Accessing the Terminal Settings

Alternatively, you can also click the **Connect** icon () to open the Terminal Settings dialog box. If the terminal was previously configured, this action will not open the Terminal Settings dialog box, rather it will attempt to open the communication channel with the previously selected settings.

Changing the settings requires that you close the channel and use the Settings icon.

1-2. Configure the settings as shown in the following figure.**1-2-1.** Select the connection type as **Serial**.**1-2-2.** Select the proper port for the COM #.

Your board must be on and connected; otherwise, the USB bridge is not enumerated, and your COM port will not appear.

1-2-3. Set the baud rate to **115200**.**Figure 319: Configuring the Terminal Settings****1-2-4.** Click **OK**.

The terminal session will be connected to the associated COM port on the PC.

Setting Up the ZCU104 Board

1-1. Bring up the ZCU104 board.

- 1-1-1.** Ensure that the board is powered off and that the board is connected to the host with both USB and Ethernet cables.

Note: This lab will have you boot using the desired boot mode mode, which requires the mode pins to be set as described below.

- 1-1-2.** Locate SW6 on the board.




Figure 320: ZCU104 SW6 - Boot Mode Switches

- 1-1-3.** Set SW6 as shown below to ensure that the board is configured to boot from **the desired boot mode**.

Note: Settings are shown to illustrate different boot mode settings. Make sure you select the desired boot mode.

Boot Mode	Mode Pins [3:0]	Mode SW6 [4:1]
JTAG	0000/0x0	ON,ON,ON,ON
QSPI32	0010/0x2 ⁽¹⁾	ON,ON,OFF,ON
SD1	1110/0xE	OFF,OFF,OFF,ON

Figure 321: Board Configuration




Figure 322: ZCU104 Boot Settings

- 1-1-4.** Slide the power switch to the "ON" position to power on the board.

Setting Up the VCK190 Board

1-1. Bring up the VCK190 board.

- 1-1-1. Ensure that the board is powered off by verifying that the power slide switch is in the position closest to the power connector (1).

The figure below shows the switch in the "ON" position.

- 1-1-2. Ensure that the power connector is plugged in (2).



Figure 323: Location of the Power Switch and Plug

- 1-1-3.** If not already present, insert the programmed system controller microSD card into the microSD card slot on the bottom side of the board (1).

Note: This is NOT the SD card that is used to boot the Versal device—instead, it boots an UltraScale+ device that is used for overall board management.

- 1-1-4.** Insert the microSD card containing the Versal device boot image (e.g., BOOT.pdi) into the microSD card slot on the top side of the board (2).

- 1-1-5.** Connect the USB-C JTAG/UART cable between the board and the host (3, 4).

Note: There are some differences between versions of the board. The specific positioning of the connection is not relevant here.




Figure 324: Left Side View of the VCK190

- 1-1-6.** Locate SW1 on the board.

This switch configures the Versal ACAP device's boot mode, which should be set to **the desired boot mode**.

Caution: SW11 (located in the 11 o'clock position relative to the Versal ACAP device in the figure below) controls the mode settings for the system controller. The switch settings MUST NOT be changed from the SD card boot setting (1=ON; 2,3,4=OFF); otherwise, the system controller will not boot, blocking the Versal device from booting.

The figure below shows the JTAG configuration for the Versal device.



Figure 325: JTAG Configuration

- 1-1-7.** Set SW1 as shown below to ensure that the board is configured to boot from **the desired boot mode**.

Note: Settings are also shown below to illustrate different boot mode settings. Make sure you select the desired boot mode.

Boot Mode	Mode Pins [3:0]	Mode SW1 [4:1]
JTAG	000 / 0x0	ON,ON,ON,ON
QSPI32	0010 / 0x2	ON,ON,OFF,ON
SD1	1110 / 0xE	OFF,OFF,OFF,ON



Figure 326: VCK190ES Boot Settings

- 1-1-8. Verify that SW3 (which controls how the JTAG chain is routed) is set so that the switch marked "1" is off, and the switch marked "2" is on, as shown (1).
- 1-1-9. Verify that SW11 (which controls the boot mode for the system controller) is set as shown (2).




Figure 327: Verifying SW3 and SW11

- 1-1-10. Slide the power switch to the "ON" position to power on the board.

Determining the COM Port Assigned by the USB Driver

A serial UART terminal emulator program provides a simple and straightforward way to collect and transmit serial information using the RS-232 protocols. Most modern PCs lack the traditional DB-9 connectors for RS-232 communication and instead use USB ports.

From the PC's perspective there is still a COMx port being used; however, the actual COM port number is not known until USB enumeration. The PC is capable of supporting multiple COM ports, so it is important to know which connection is the one to use when communicating with the development board.

When using a PC COM port with communications software (terminal emulator) on the PC such as the Vitis Serial Terminal tab, Tera Term, or other software, it is necessary to identify the COM port number associated with serial connection to the evaluation board. This is done by identifying the USB COM port driver and which COM port is being assigned.

The MPSOC boards support three USB ports. Two are connected to the UARTs in the PS and one is available to the PL, assuming that there is a UART implemented in the PL.

1-1. Determine which COM port is connected to the USB serial port from the board.

- 1-1-1. Make sure that the development board is powered on and the serial UART device USB cable is in place.

This ensures that the USB-to-serial bridge will be enumerated by the PC host.

The Device Manager in Windows lists all of the hardware items in the system. While there are a number of routes to opening the device manager, the easiest is as follows.

- 1-1-2. Click **Start** (1).
- 1-1-3. Enter the following into the search bar (2):

device manager



Figure 328: Accessing the Windows Application Search

Note: You may be asked to confirm opening the Device Manager. If so, click **Yes**.

1-1-4. Expand **Ports (COM & LPT)** so that you can see all of the enumerated ports.

Various boards use different USB bridge chips. The name of the driver varies correspondingly.

- **ZCU102/4 users:** Locate **Silicon Labs Quad CP210x USB to UART Bridge: Interface 0 (COM#)**.

- Note that there will be a group of (at least) four COM ports listed. This is because this board has a quad USB to UART bridge. Interface 0 and 1 are attached to stdout 0 and 1, respectively. Also note the COM port number assigned to *Silicon Labs Quad CP210x USB to UART Bridge: Interface 0 (COM#)*"as this is the COM port number you will need when establishing communications with the board, specifically the output from the PMU.

Note: The # indicates the port number for this serial connection.

Example:




Figure 329: Locating the Silicon Labs Com Port Driver

1-1-5. Note the COM# corresponding to the USB bridge chip.

This is the port number you will use when connecting a terminal to the board.

1-1-6. Close the Device Manager by clicking the red 'X' in the upper-right corner of the panel.

Linux Operations

Opening a Terminal – Linux Ubuntu

A Linux terminal allows instructions to be entered directly via the command line interface, rather than executed by the operating system through a GUI. A terminal can be used to completely configure and control a Linux system without the need for a graphical desktop.

Even when there is a graphical desktop available for use, it may sometimes be necessary or more convenient to use the terminal window to launch programs and configure settings.

1-1. Open a Linux terminal window.

1-1-1. Click the Linux terminal window icon in the taskbar.




Figure 330: Opening the Linux Terminal Window from the Taskbar

Alternatively, you can press **<Ctrl + Alt + T>**.

The terminal window will open, leaving you in your home directory.

Copying Lab Files to the /home/amd/training Directory

1-1. Copy the files and the directory structure from the shared Windows folder to your *training* directory in Linux.

1-1-1. Press <**Ctrl + Alt + T**> to open a new terminal window.

1-1-2. Enter the following command to run a shell script in the Linux terminal window:

```
[host] $ source /media/sf_training/setup_TopicCluster.sh <the topic cluster name>
```

This script will copy the starting point of the lab from the Windows shared directory to your working directory. The starting point contains any files required by this lab.

Shutting Down Ubuntu Linux

1-1. [Windows users]: Shut down Ubuntu Linux.

1-1-1. Click the **System Settings** icon in the upper-right corner of the Ubuntu desktop (1).

1-1-2. Select **Shutdown** (2).

The Shutdown dialog box opens.

1-1-3. Click **Shutdown** (3).




Figure 331: Shutting Down

Running a Virtual Machine Using VirtualBox

For CloudShare users, you can skip the launching VirtualBox instructions below and proceed with the launching the Vivado Design Suite instructions.

1-1. Launch the VirtualBox Manager application.

Running Linux under Windows is easily achieved using a virtual machine that forms an isolated container for another OS. The Oracle VirtualBox application was selected as the framework for hosting virtual machines as it works well and is available without the hassles of licensing. The Customer Training team provides a VM that is properly configured to run the labs and demos.

- 1-1-1. Select **Start Menu > Oracle VM VirtualBox > Oracle VM VirtualBox** to launch the VirtualBox Manager program.

Alternatively, if a desktop or taskbar icon is available, you can simply click it.

When the VirtualBox Manager opens, the left-hand pane will show all of the available virtual machines.

- 1-1-2. Double-click the virtual machine (1).

Alternatively, you can single-click the virtual machine of choice, then click the green right arrow icon to launch the selected virtual machine (2).




Figure 332: VirtualBox Manager Window

The virtual machine will now launch in a new window. It takes a few moments to boot. If any warning messages appear, such as anything regarding the mouse or keyboard, click the "x" on the line with the error and continue.

- 1-1-3. Click the **Maximize** (□) icon in the window title bar to expand the screen to its full size, if not already maximized.

Cleaning Up the VirtualBox File System

Some systems (particularly VMs) may be memory constrained. Removing the workspace frees a portion of the disk space, allowing other labs to be performed.

You can delete the directory containing the lab you just ran by using the graphical interface or the command-line interface. You can choose either mechanism. Both processes will recursively delete all the files in the \$TRAINING_PATH/<the topic cluster name> directory.

1-1. [Optional] [Only for local VMs—not for CloudShare] Clean up the file system.

Using the GUI:

- 1-1-1. Using the graphical browser (Windows: press the <**Windows**> key + <**E**>; Linux: press <**Ctrl + N**>), navigate to \$TRAINING_PATH/<the topic cluster name>.
- 1-1-2. Select <**the topic cluster name**>.
- 1-1-3. Press <**Delete**>.

-- OR --

Using the command line:

- 1-1-4. Open a terminal window (Windows: press the <**Windows**> key + <**R**>, then enter **cmd**; Linux: press <**Ctrl + Alt + T**>).
- 1-1-5. Enter the following command to delete the contents of the workspace:

[**Windows users**]: **rd /s /q \$TRAINING_PATH/<the topic cluster name>**

[**Linux users**]: **rm -rf \$TRAINING_PATH/<the topic cluster name>**

Setting the Static Host IP Address Using Windows 10

These instructions illustrate how to change to or set up a *static* IP address on the host computer. Follow the reverse of these instructions to change back to a DHCP-received address.

For labs that require an Ethernet connection between the host computer, the hardwired Ethernet settings on your host machine must be set up properly to work with the hardware evaluation board. Typically, the PC's Ethernet port is set to automatically request an IP address from the network DHCP client server. Because the hardwire Ethernet connection will attach directly to the hardware evaluation board, there will not be a DHCP server to supply the needed IP address for the host computer. It is therefore necessary to reconfigure the TCP/IP client (host computer) with its own *static* IP address. After you are finished with this lab, you can revert this step and set TCP/IP properties to obtain an IP address automatically.

Most of our software applications use an IP address of 192.168.1.11. The host computer is required to have an IP address of 192.168.1.**num**, where **num** is any number between 2 and 255 except 11 (which is reserved for the hardware).

These instructions describe how to perform this task on a Windows 10 machine.

1-1. Set the static host IP address.

- 1-1-1. If wireless is on, it is suggested that you **turn if off** with the switch on your computer or disable in settings.

How to perform this will vary with different PC wireless hardware.

While this step should not be necessary, there has been reports that the wired Ethernet port does not work with static address (192.168.1.**num**) using the same base subnet address of the wireless adapter.

- 1-1-2. Right-click the networking icon on the bottom-right corner of the taskbar (1).

- 1-1-3. Select **Open Network and Sharing Center** (2).




Figure 333: Selecting Open Network and Sharing Center

- 1-1-4. From the Network and Sharing Center left pane, select **Change Adapter Settings**.




Figure 334: Control Panel Network and Sharing Center

- 1-1-5. Select the Ethernet adapter to be used.

- 1-1-6. Right-click and select **Properties**.




Figure 335: Network Connections

- 1-1-7. Click **Yes** to make changes (if necessary).

1-1-8. Deselect **Internet Protocol Version 6 (TCP/IPv6)** (1).

1-1-9. Select **Internet Protocol Version 4 (TCP/IPv4)** (2).

1-1-10. Click **Properties** (2).




Figure 336: Local Area Connection Properties

1-1-11. Select **Use the following IP address** (1).

1-1-12. Enter **192.168.1.10** in the IP address field (2).

This value is fairly arbitrary, but it *cannot* be the same as the IP address designated for the board.

The Subnet mask field should fill in with **255.255.255.0** automatically after leaving the IP address field (3).




Figure 337: Set TCP-IPv4 Properties for Static Address

1-1-13. Click **OK**.

1-1-14. Click **Close** to close the Control Panel.

1-2. To return to a DHCP-obtained address, follow the same steps to revert the settings.

- 1-2-1. Select the **Internet Protocol Version 6 (TCP/IPv6)** option.
- 1-2-2. Select **Internet Protocol Version 4 (TCP/IPv4)**
- 1-2-3. Click **Properties**.
- 1-2-4. Select **Obtain an IP address automatically**.




Figure 338: Set TCP-IPv4 Properties for DHCP Obtained Address

- 1-2-5. Click **OK**.
- 1-2-6. Click **Close**.

Setting the Static Host IP Address Using Linux

These instructions illustrate how to change to or set up a *static* IP address on the host computer. Follow the reverse of these instructions to change back to a DHCP-received address.

For labs that require an Ethernet connection between the laptop host computer, the hardwired Ethernet settings on your host machine must be set up properly to work with the hardware evaluation board. Typically, the PC's Ethernet port is set to automatically request an IP address from the network DHCP client server. Because the hardwire Ethernet connection will attach directly to the hardware evaluation board, there will not be a DHCP server to supply the needed IP address for the host computer. It is therefore necessary to reconfigure the TCP/IP client (laptop) with its own *static* IP address. After you are finished with this lab, you can revert this step and set TCP/IP properties to obtain an IP address automatically.

Most Xilinx software applications use an IP address of 192.168.1.11. The host computer is required to have an IP address of 192.168.1.**num**, where **num** is any number between 2 and 255 except 11 (which is reserved for the Xilinx hardware).

These instructions describe how to perform this task on a Linux machine.

1-1. Set the static host IP address.

- 1-1-1. Press <**Ctrl + Alt + T**> to open a new terminal.
- 1-1-2. Enter the following command to set the static IP:

```
[host] $ ifconfig eth0 192.168.1.10
```

This value is fairly arbitrary, but it *cannot* be the same as the IP address designated for the board.

- 1-1-3. Exit the terminal:

```
[host] $ exit
```

1-2. To return to a DHCP-obtained address, follow the same steps to revert the settings.

- 1-2-1. Reboot the Linux machine or VM to revert the static IP settings that you set in the previous step.

Verifying Board Jumper/Switch Settings Configured to Boot from the SD Card

The board evaluation hardware platform has jumpers (or switches) to select the boot mode for the processor.

1-1. Verify that your board hardware platform is properly connected and the jumpers (or switches) are configured to boot from the SD card.

- 1-1-1. Confirm that the power to the evaluation board is OFF.
- 1-1-2. Ensure that the connections between the host PC and the hardware evaluation board are correct (ask for assistance from the instructor if necessary).

The connections include power, serial bridge USB, Ethernet, and USB Platform download cables.

- 1-1-3. Make sure that the SD card with a Linux image is inserted into the board card slot.

- 1-1-4. Verify the jumper settings on the board are set up to boot from the SD card.

Refer to the "Jumper/Switch Settings your board - Boot from SD Card " topic under the Hardware Requirements - <Name of Board> Hardware Setup section in the *Lab Reference Guide* or ask your instructor for assistance.

Powering Up the Hardware Platform

1-1. Apply power to (turn on) your board hardware platform.

- 1-1-1. Make sure that AC power is connected to the power brick.
- 1-1-2. Ensure that the power brick is connected to the board.
- 1-1-3. Confirm the serial port USB connection between the board and the PC.
- 1-1-4. Confirm the USB-JTAG connection between the board and the PC.
- 1-1-5. Slide the power switch to the on position.

Some LEDs on the board will illuminate when the board is powered.

Preparing an SD Card

1-1. Prepare an SD card.

- 1-1-1. Insert an SD card into the PC's SD card slot.
- 1-1-2. [Linux users]: Make sure that you copy the SD card files from Linux to the C:*training* directory by entering the following command:

```
[host] $ cp -rf <path_to_sd_card_files> /media/sf_training
```

- 1-1-3. Browse to the SD card drive using Windows Explorer.

Optional: You may want to erase or reformat the SD card at this time, which may prevent any unwanted interaction with other files that may be on the card.

- 1-1-4. Open a second Windows Explorer window to browse to *the location of the files you want to copy to the SD card*, which will be copied to the SD card.

Be aware that many SD card images are delivered as compressed files. You will need to ensure that these files are properly decompressed unless otherwise indicated.

- 1-1-5. Drag-and-drop all the files from the source directory to the SD card directory.

This will automatically copy the files onto the SD card.

Note: The files should go into the root of the SD card unless there are specific instructions to the contrary.

- 1-1-6. Close both Windows Explorer windows.

- 1-1-7. Remove the SD card from the PC card slot.

- 1-1-8. Turn off power to the hardware platform.

Note: The boot selection switches or jumpers must be properly set to boot from the SD card. See the appropriate section in the *Lab Setup Guide*.

- 1-1-9. Insert the SD card into its slot on the hardware platform.

Booting Linux

You must have an SD card with a properly constructed Linux boot image. This can be open-source Linux, PetaLinux, or a third-party image.

1-1. Set the jumpers/switches on your board to boot from the SD card.

If you do not recall how to perform this task, refer to the "Setting the Jumpers on the <Name of Board> Board" section under Board, OS, COM, and IP Address Tasks in the *Lab Reference Guide*.

1-2. Insert an SD card with a properly constructed Linux boot image.

1-3. Apply power to the board.

1-3-1. Open a terminal window if you want to observe the Linux boot process.

This process typically takes several minutes to complete. The reason for applying power prior to setting up a terminal window is that the PC must first "see" the UART (via USB). This can only happen when the board is powered up. If you want to see all of the Linux boot-up messages, you will need to recycle power on the board.

Launching and Configuring the Terminal Emulator

Maintaining consistency in the instructions is an important aspect of the lab experience. The labs will use general and vague commands such as "Open the terminal emulator". Depending on the system that you are using, you must know which terminal emulator to configure and launch. Here are the instructions for opening a terminal emulator for both the Linux and Windows environments.

Generally, the software labs will use the serial terminal built into the Vitis platform; however, there are some labs that will require you to communicate with the board without using the Vitis environment. These situations require the use of a third-party serial port emulator.

We have tested Tera Term for the Windows environment and GTKTerm for Linux. The GTKTerm tool is pre-installed with the Customer Training VM. Both terminal emulators listed here run independently of the tools. If you have another terminal emulator that you prefer, you can certainly use it; however, you are responsible for figuring out how to configure it.

Linux

GTKTerm is a simple GTK+ terminal used to communicate with the serial port. Other terminal emulators may be used; however, the installation and configuration instruction provided here are for GTKTerm.

GTKTerm is already installed in the VM provided by the Customer Training team; however native Linux users may need to install GTKTerm.

1-1. [Native Linux users] Acquire and install the GTKTerm software from the command line.

1-1-1. Press <**Ctrl + Alt + T**> to open a new terminal.

1-1-2. Download and install GTKTerm:

```
[host] $ sudo apt install gtkterm
```

1-1-3. When prompted for the password, enter the super user password.

The tools will install in about a minute or less.

1-2. Launch GtkTerm and set the port configuration.

- 1-2-1.** Click the **GtkTerm** icon from the quick launch toolbar (💡).

Alternatively, GtkTerm can be launched from a Linux terminal window (<**Ctrl + Alt + T**>) and entering:

```
[host] $ sudo gtkterm
```

Note: While the application will run as a regular user, you must be a super user to access the ports.

When the GtkTerm window opens, perform the following.

- 1-2-2.** Select **Configuration > Port** to open the Configuration dialog box.
- 1-2-3.** Identify the port associated with your board and set the port as **/dev/ttyUSBx** (where x could be 0, 1, 2, 3, etc.)
- 1-2-4.** Set the baud rate to **115200**.
- 1-2-5.** Leave the rest of the settings at their default.

Note: You can open multiple instances of **/dev/USBx** if you are unable to find out which port your UART is connected to.




Figure 339: Opening GtkTerm and Selecting the Port Configuration

[Optional]: You can save these settings so that you do not have to reconfigure GtkTerm each time you open it by selecting **Configuration > Save configuration**.

If you save the configuration as "default", this configuration will open when GtkTerm starts. Otherwise, you can save the configuration with another name; however, you will then need to load the configuration each time you start GtkTerm.

- 1-2-6.** Click **OK** to save the settings and leave the terminal open.

Windows

Tera Term is a popular public domain terminal emulation program. It is capable of operating as a serial port terminal or as a telnet client.

1-3. Download and install Tera Term.

1-3-1. Acquire and install the Tera Term software from any legitimate site. Recommended sites:

- ttssh2.osdn.jp/index.html.en (Tera Term home page with documentation)
- osdn.net/projects/ttssh2
- en.sourceforge.jp/projects/ttssh2
- logmatt.com

1-3-2. Install per instructions.

There are two types of downloads: a traditional zip install, and a self-installing version, which is recommended.

[Optional]

Certain drivers like installing their com port numbers using high numbered serial ports. Tera Term does not accept these port numbers by default, so you will need to override the Tera Term settings:

1-3-3. Open **TERATERM.INI** (found in the install path for Tera Term) with an ASCII text editor.

1-3-4. Set to MaxComPort=256.

1-3-5. Save and close the INI file.

1-3-6. Use the **Setup > Save Setup** option to save the setup.

1-4. Launch the Tera Term terminal program.

- 1-4-1.** Double-click the **Tera Term** icon on the Windows desktop to launch Tera Term.

Alternatively, you can select **Start > All Programs > Tera Term > Tera Term**.

- 1-4-2.** Select **Serial** as the connection (1).

- 1-4-3.** Click the **Port** drop-down list to view the available COM ports (2).

Note: If your port is not listed, exit Tera Term, power cycle your board and restart this step.

- 1-4-4.** Select the COM # (3).

Hint: MPSoC and RFSOC devices display three COM ports. Their specific numbers may vary based on the USB enumeration process; however, the first two COM ports connect to the UARTs in the PS and the third connects to PL pins.




Figure 340: Locating and Identifying COM Ports from the Windows Device Manager




Figure 341: Selecting the COM Port

Note: The COM port setting is specific to the computer being used and may need to be different than shown. Use the COM port # that was discovered in the previous step.

- 1-4-5.** Click **OK** (4).

The terminal console window opens.

1-4-6. Select **Setup > Serial Port**.




Figure 342: Opening the Tera Term Serial Port Setup Window

The Tera Term Serial Port Setup dialog box opens.

1-4-7. Confirm that the proper serial port has been selected (1).

1-4-8. Set the baud rate to **115200** (2).




Figure 343: Setting the Parameters for the Serial Port

Note: The COM port setting is specific to the computer being used and may need to be different than shown. Use the COM port # that was discovered in the previous step.

1-4-9. Click **OK** (3).

Tera Term is now configured to receive and transmit serial information to/from the evaluation board.

Setting the Jumpers on the ZC702 Board

The jumpers connected to the Zynq device are read by the Stage 0 bootloader and are used to determine where the Zynq PS boots from.

1-1. Set the jumpers on the ZC702 board based on your booting requirements.

- **Boot from SD card**
- **JTAG communications with PC (no boot)**
- **Boot from QSPI**

The three following topics cover these cases.

Jumper/Switch Settings ZC702 - Boot from SD Card

SD Card Boot:




Figure 344: SD Card Boot Settings (ZC702 Board)

Jumper/Switch Settings ZC702 - Boot from JTAG

JTAG Mode:




Figure 345: JTAG Boot Settings (ZC702 Board)

It is worth noting that if the SD card settings are used, but no SD card is present in the socket, then the boot mode will fall back to JTAG.

The ZC702 board has two JTAG cable options (most ATPs use option 1):

1. Digilent on-board platform cable USB interface using USB A-mini B cable: Set SW10 (i.e. JTAG Select dip switches) on Zynq board to "01"
2. Platform USB: Set SW10 (i.e. JTAG Select dip switches) on Zynq board to "10".

Jumper/Switch Settings ZC702 - Boot from QSPI

Flash Boot:




Figure 346: Flash Boot Settings (ZC702 Board)

Setting the Jumpers on the ZC706 Board

1-1. Set the jumpers on the ZC706 board based on your booting requirements.

- Boot from SD card
- JTAG communications with PC (no boot)
- Boot from QSPI

The three following topics cover these cases.

Jumper/Switch Settings ZC706 - Boot from SD Card

SD Card Boot:





Figure 347: SD Card Boot Settings (ZC706 Board)

Jumper/Switch Settings ZC706 - Boot from JTAG

JTAG Mode:



SW11.1

SW11.2

SW11.3

SW11.4

SW11.5




Figure 348: JTAG Boot Settings (ZC706 Board)

It is worth noting that if the SD card settings are used, but no SD card is present in the socket, then the boot mode will fall back to JTAG.

The ZC706 board has a Digilent interface option, and you can use a USB A-mini B cable.

To use this cable instead of Platform USB, make sure that the jumper settings are in JTAG mode as mentioned above.

- Set SW4 (i.e., the JTAG select dip switches) on the board to "01", which is to select the Digilent interface. To select Platform USB, SW4 should be "10".

Jumper/Switch Settings ZC706 - Boot from QSPI

Flash Boot:




Figure 349: Flash Boot Settings (ZC706 Board)

Setting the Jumpers on the ZCU102 Board

1-1. Set the jumpers on the ZCU102 board based on your booting requirements.

- Boot from SD card
- JTAG communications with PC (no boot)

The following topics cover these cases.

Jumper/Switch Settings ZCU102 - Boot from SD Card

SD Card Mode:

Up				
Down				
	SW6.1	SW6.2	SW6.3	SW6.4



Figure 350: SD Card Boot Settings (ZCU102 Board)

Jumper/Switch Settings ZCU102 - Boot from JTAG

JTAG Mode:

Up	SW6.1	SW6.2	SW6.3	SW6.4
Down				




Figure 351: JTAG Boot Settings (ZCU102 Board)

Setting the Jumpers on the ZCU104 Board

1-1. Set the jumpers on the ZCU104 board based on your booting requirements.

- Boot from SD card
- JTAG communications with PC (no boot)

The following topics cover these cases.

Jumper/Switch Settings ZCU104 - Boot from SD Card

SD Card Mode:

Up				
Down				
	SW6.1	SW6.2	SW6.3	SW6.4




Figure 352: SD Card Boot Settings

Jumper/Switch Settings ZCU104 - Boot from JTAG

JTAG Mode:

Up				
Down				
	SW6.1	SW6.2	SW6.3	SW6.4




Figure 353: JTAG Boot Settings

Jumper/Switch Settings ZCU104 - Boot from QSPI

Flash Boot:

Up				
Down				
	SW6.1	SW6.2	SW6.3	SW6.4




Figure 354: QSPI Boot Settings

Setting the Jumpers on the ZedBoard

1-1. Set the jumpers on the ZedBoard based on your booting requirements.

- **Boot from SD card**
- **JTAG communications with PC (no boot)**
- **Boot from QSPI**

Jumper Settings ZedBoard - Boot from SD Card

SD Card Boot:

JP8/JP11 - Mode 4	JP7/JP10 - Mode 3	JP6/JP9 - Mode 2	JP5/JP8 - Mode 1	JP4/JP7 - Mode 0	
					ON/3.3V
					Off/Gnd

Jumper - JP6 (shortened)

VADJ SELECT - 3V3



Figure 355: SD Card Boot Settings (ZedBoard)

Setting Up the Hardware - KC705

Set up and connect the hardware evaluation board or verify that this has properly been done before turning on the power.

1-1. Connect the board to your machine as shown below.

- 1-1-1. Connect a USB cable from a USB port on your computer to the **USB UART** connector on the evaluation board.
- 1-1-2. Similarly, connect the USB cable to the **Digilent USB JTAG** interface.
- 1-1-3. Ensure that the power cord is plugged in and turn on the evaluation board.
- 1-1-4. Make sure that the board settings are proper.
- 1-1-5. Ensure that all DIP switches (SW11) are in the off position.





Figure 356: KC705 Evaluation Board

You may be prompted to install drivers when the board is first connected. Do not allow the driver installation to search the Web, but allow it to search for the drivers on your computer.

Default Switch Settings

1-1. Default DIP switch for SW11 user GPIO settings.

- 1-1-1. Set all the switch positions to the default settings.




SW11 Default Switch Settings

Position	Function	Default
1	GPIO_DIP_SW3	Off
2	GPIO_DIP_SW2	Off
3	GPIO_DIP_SW1	Off
4	GPIO_DIP_SW0	Off

Figure 357: KC705: SW11 Default Switch Settings

1-2. Default DIP switch SW 13 mode and Flash address settings.

- 1-2-1. Set the switch positions to the default settings.



SW13 Default Switch Settings

Position	Function	Default
1	FLASH_A25	A25
2	FLASH_A24	A24
3	FPGA_M2	M0
4	FPGA_M1	M1
5	FPGA_M0	M3

Figure 358: KC705: SW13 Default Switch Settings

Setting Up the Hardware - KCU105

Set up and connect the hardware evaluation board or verify that this has been done properly before turning on the power.

1-1. Connect the board to your machine as shown below.

- 1-1-1. Connect a USB cable from a USB port on your computer to the USB UART connector on the evaluation board.
- 1-1-2. Similarly, connect the USB cable to the USB JTAG connector on the evaluation board.
- 1-1-3. Ensure that the power cord is plugged in and turn on the evaluation board.
- 1-1-4. Make sure that the board settings are correct.




Figure 359: KCU105 Evaluation Board

**North America**

Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124
U.S.A.
Tel: (408) 559-7778
www.xilinx.com

Europe

Xilinx Ireland Unlimited Company
2020 Bianconi Avenue
Citywest Business Campus
Saggart, County Dublin
Ireland
Tel: (353) 1-464-0311
www.xilinx.com

Asia Pacific

Xilinx Asia Pacific Pte. Ltd.
5 Changi Business Park Vista
Singapore 486040
Singapore
Tel: (65) 6407-3000
www.xilinx.com

Japan

Xilinx K.K.
Art Village Osaki Central Tower 4F
1-2-2, Osaki
Shinagawa-ku, Tokyo, 141-0032
Japan
Tel: (81) 3-6744-7777
japan.xilinx.com