

OSCI TLM-2.0

The Transaction Level Modeling standard of the Open SystemC Initiative (OSCI)



OSCITLM-2.0

Software version: TLM-2.0.1

Document version: ja8

This presentation authored by: John Aynsley, Doulos

S WGMXPQ1624

CONTENTS

- Introduction
- Transport Interfaces
- DMI and Debug Interfaces
- Sockets
- The Generic Payload
- The Base Protocol
- Analysis Ports




SWGMXPQ1624


INTRODUCTION

- Transaction Level Modeling 101
- OSCI TLM-1 and TLM-2
- Coding Styles
- Structure of the TLM-2.0.1 Kit




Transaction Level Modeling 101








Reasons for Using TLM





Accelerates product release schedule

Software development



Architectural modeling



Hardware verification

TLM = golden model



Typical Use Cases for TLM


- Represents key architectural components of hardware platform
- Architectural exploration, performance modeling
- Software execution on virtual model of hardware platform
- Golden model for hardware functional verification
- Available before RTL
- Simulates much faster than RTL

Early!

Fast!



OSCI TLM Development





TLM-1.0 \rightarrow TLM-2.0

- TLM-2.0 is the new standard for interoperability between memory mapped bus models
 - Incompatible with TLM-2.0-draft1 and TLM-2.0-draft2

- TLM-1.0 is not deprecated (put, get, nb_put, nb_get, transport)
- TLM-1.0 is included within TLM-2.0
 - Migration path from TLM-1.0 to TLM-2.0 (see examples)



TLM-2 Requirements

- Transaction-level memory-mapped bus modeling
- Register accurate, functionally complete
- Fast enough to boot software O/S in seconds

Speed

- Loosely-timed and approximately-timed modeling
- Interoperable API for memory-mapped bus modeling
- Generic payload and extension mechanism
- Avoid adapters where possible

Interoperability

See TLM_2_0_requirements.pdf



Use Cases, Coding Styles and Mechanisms

Blocking interface



Coding Styles

Loosely-timed


- Only sufficient timing detail to boot O/S and run multi-core systems
- Processes can run ahead of simulation time (temporal decoupling)
- Each transaction has 2 timing points: begin and end
- Uses direct memory interface (DMI)

Approximately-timed

- aka cycle-approximate or cycle-count-accurate
- Sufficient for architectural exploration
- Processes run in lock-step with simulation time
- Each transaction has 4 timing points (extensible)
- Guidelines only not definitive




Loosely-timed



Each process runs ahead up to quantum boundary sc_time_stamp() advances in multiples of the quantum Deterministic communication requires explicit synchronization




Approximately-timed



Each process is synchronized with SystemC scheduler Delays can be accurate or approximate




The TLM 2.0 Classes






Interoperability Layer



2. Generic payload



3. Base protocol



Maximal interoperability for memory-mapped bus models



Utilities

- tlm_utils
 - Convenience sockets
 - Payload event queues
 - Quantum keeper
 - Instance-specific extensions

- Productivity
- Shortened learning curve
- Consistent coding style
- Not part of the interoperability layer write your own?



Directory Structure

```
nngp hi 3pq
     popcl
                                         TLM-2 interoperability classes
          pqc6cmi yjegi
                                         TLM-2 core interfaces
          poqckirivnogcte poseh
                                         TLM-2 generic payload
          pac sgoi
                                         TLM-2 initiator and target sockets
                                         TLM-2 global quantum
          po cu er q
     pq c 5
          pa c vi u c v t
                                         TLM-1.0 legacy
                                        Analysis interface, port, fifo
          pacerep m
                                         TLM-2 utilities
     pq c
           m
hsg
    hs kir
i eqt p
```



rnoci


SWGMXPQ1624

TRANSPORT INTERFACES

- Initiators and Targets
- Blocking Transport Interface
- Timing Annotation and the Quantum Keeper
- Non-blocking Transport Interface
- Timing Annotation and the Payload Event Queue




Initiators and Targets



References to a single transaction object are passed along the forward and backward paths




TLM-2 Connectivity



Transaction memory management needed



Convergent Paths





Blocking versus Non-blocking Transport

- Blocking transport interface
 - Includes timing annotation
 - Typically used with loosely-timed coding style
 - Forward path only
- Non-blocking transport interface
 - Includes timing annotation and transaction phases
 - Typically used with approximately-timed coding style
 - Called on forward and backward paths
- Share the same transaction type for interoperability
- Unified interface and sockets can be mixed



TLM-2 Core Interfaces - Transport

tlm_blocking_transport_if

```
sml b_transport, X ERW 0 gc mq i * -
```

tlm_fw_nonblocking_transport_if

```
pqc rgcir q nb_transport_fw, X ERW* 0TLEW** 0 gc rq i * -
```

tlm_bw_nonblocking_transport_if

```
pq c rgcir q nb_transport_bw, X ERW* 0TLEW** 0 gc rq i * -
```



TLM-2 Core Interfaces - DMI and Debug

```
tlm_fw_direct_mem_if
```

```
fsspget_direct_mem_ptr, X ERW* ver 0 paqchqm* hqmchee-
```

tlm_bw_direct_mem_if

```
smlinvalidate_direct_mem_ptr, gch ≫ mr: evcverki0
gch ≫ mr: irhcverki-
```

tlm_transport_dbg_if

```
r mknrih mr transport_dbg, XERW* ver -
```

May all use the generic payload transaction type



Blocking Transport

```
iqtpei tireqi XERWA poqckirivnogcte pseh B


gpe poqcfpsgomnkc ver tsvcmj>t fpoog ma ep gcgsvi≫gcnnivjegi
t fpoog>
ma ep smln b_transport, XERW ver 0 gcgsvi≫gcnqi* - A4

↑

Transaction object Timing annotation
```



Blocking Transport



Initiator is blocked until return from b_transport



Timing Annotation

```
virtual void b_transport (TRANS& trans , sc_core::sc_time& delay )
{
    //
    ...
    delay = delay + latency;
}


b_transport( transaction, delay );
//
```

Recipient may


- Execute transactions immediately, out-of-order Loosely-timed
- Schedule transactions to execution at proper time Approx-timed
- Pass on the transaction with timing annotation



Temporal Decoupling




The Time Quantum



The Quantum Keeper (tlm_quantumkeeper)

• Quantum is user-configurable



Processes can check local time against quantum



Quantum Keeper Example

```
vg Minmersv>gcqsh pi
 poq c npo ≫ nq tpicnnmen svc sgoi Minmen svB nnnoc sgoi
 tlm_utils::tlm_quantumkeeper q cuo
 WGcGXS , Minmers∨->nnnc sgoi ,&nnc sgoi &
    2
   q cuo 2set_global_quantum, gc rq i, 50 WGc YW -
   q cuo2reset, -
  sml l vi eh, - 222
   jsv, nn mA4 m YRcPIRKXL m/A -
       m
      hipe Aqcuo2get_local_time,-
      nnnoc sgoi 1Bfc ver tsv, ver Ohipe -
      q cuo2set, hi pe -
      q cuo 2 nc, qc nq i, 5440 WGc RW -
      m, q cuo2need_sync, - -
         q cuo2sync, -
```

The quantum keeper

Replace the global quantum

Recalculate the local quantum

Time consumed by transport
Further time consumed by initiator
Check local time against quantum
and sync if necessary



Non-blocking Transport

```
iqtpei tireqi X ERW A packirivmocte pseh0
tireqi TLEW A pactleiB

gpe tlm_fw_nonblocking_transport_if >t fpmog maep gcgsvi≫gcmnivjegi
t fpmog>
maep pac rgcir q nb_transport, X ERW ver 0
TLEW * tlei0
gcgsvi≫gcmqi* - A 4
```

Trans, phase and time arguments set by caller and modified by callee



tlm_sync_enum

TLM_ACCEPTED

- Transaction, phase and timing arguments unmodified (ignored) on return
- Target may respond later (depending on protocol)

TLM_UPDATED

- Transaction, phase and timing arguments updated (used) on return
- Target has advanced the protocol state machine to the next state

TLM_COMPLETED

- Transaction, phase and timing arguments updated (used) on return
- Target has advanced the protocol state machine straight to the final phase




Notation for Message Sequence Charts

+10ns +20ns


= sc_time_stamp()

For temporal decoupling, local time is added to simulation time (explained on slides)





Using the Backward Path



Transaction accepted now, caller asked to wait



Using the Return Path


Target Initiator **Phase** -, BEGIN_REQ, 0ns Call Return **BEGIN_REQ** TLM_UPDATED, END_REQ, 10ns END_REQ -, BEGIN_RESP, 0ns Call Return BEGIN_RESP TLM_UPDATED, END_RESP, 5ns **END_RESP**

Callee annotates delay to next transition, caller waits



Early Completion


Phase Initiator Target



Callee annotates delay to next transition, caller waits



Timing Annotation





Payload Event Queue

```
iqtpei gpe TE] PSEHB
gpe peq_with_get >t fpmg gcgsvi ≫ gcsfnig

t fpmg>
  tiuc mlcki, gsr glev reqi-

sml notify, TE] PSEH* ver 0 gcgsvi ≫ gc mqi* -
  sml notify, TE] PSEH* ver -

ver eg msrc ti. get_next_transaction,-
  gcgsvi ≫ gci ir * get_event(-
```

```
Impi,vi-
em;qctiu2get_event,--
Impi,,ver Aqctiu2get_next_transaction,--%A4-
2222
```



SWGMXPQ1624

DMI AND DEBUG INTERFACES

- Direct Memory Interface
- Debug Transport Interface



DMI and Debug Transport

Direct Memory Interface


- Gives an initiator a direct pointer to memory in a target, e.g an ISS
- By-passes the sockets and transport calls
- Read or write access by default
- Extensions may permit other kinds of access, e.g. security mode
- Target responsible for invalidating pointer

Debug Transport Interface

- Gives an initiator debug access to memory in a target
- Delay-free
- Side-effect-free
- May share transactions with transport interface



Direct Memory Interface



invalidate_direct_mem_ptr(start_range, end_range);

Transport, DMI and debug may all use the generic payload Interconnect may modify address and invalidated range



DMI Transaction and DMI Data

HQMXver egrsnr

```
iu i viehsv vmieggi
svekmirehhvi
Tivqm i irmsnr
```

gpe pa cha m

r mkarih glev hqnoat v
nn: hqnoa evcehhvi
nn: hqnoairhcehhvi
hqnoa tici hqnoa ti
gcnoqi viehcpeirg
gcnoqi vmicpeirg

Direct memory pointer

Region granted for given access type

Read, write or read/write

Latencies to be observed by initiator



DMI Rules 1

- Initiator requests DMI from target at a given address
- DMI granted for a particular access type and a particular region
 - Target can only grant a single contiguous memory region containing given address
 - Target may grant an expanded memory region
 - Target may promote READ or WRITE request to READ_WRITE

- Initiator may assume DMI pointer is valid until invalidated by target
- Initiator may keep a table of DMI pointers



DMI Rules 2

- DMI request and invalidation use same routing as regular transactions
- The invalidated address range may get expanded by the interconnect

- Target may grant DMI to multiple initiators (given multiple requests)
 - and a single invalidate may knock out multiple pointers in multiple initiators

- Use the Generic Payload DMI hint (described later)
- Only makes sense with loosely-timed models

TLM-2.0



Debug Transport Interface

Gsqqerh
Ehhvi
He e t smi v
He e prk l
l i r rsnr

tlm_transport_dbg_if



Uses forward path only

Interconnect may modify address, target reads or writes data

TLM-2.0




SWGMXPQ1624

SOCKETS

- Initiator and target sockets
- Simple sockets
- Tagged sockets
- Multi-port sockets



Initiator and Target Sockets



Sockets provide fw and bw paths and group interfaces



Benefit of Sockets

- Group the transport, DMI and debug transport interfaces
- Bind forward and backward paths with a single call
- Strong connection checking
- Have a bus width parameter

Using core interfaces without sockets is not recommended



Sockets and Transaction Types

- All interfaces templated on transaction type
- Use the generic payload and base protocol for interoperability
 - Use with transport, DMI and debug transport
 - Supports extensions
 - Even supports extended commands and phases
 - Ignorable extensions allow interoperability
 - Mechanism to disallow socket binding for non-ignorable extensions
 - Described later



Standard Socket Classes

```
iqtpei r mkrih nn FYW[NHXL A 60
tireqi X]TIW A popcfeictvssgspooti 0
nn R A 50
gcgsvi≫gctsvctspoop TSP A gcgsvi≫WGcSRIcS cQS IcFSYRHB

gpe tlm_initiator_socket
222
gpe tlm_target_socket
```

- Part of the interoperability layer
- Initiator socket must be bound to an object that implements entire backward interface
- Target socket must be bound to an object that implements entire forward interface
- Can mix blocking and non-blocking calls target must support both together
- Allow hierarchical binding



Socket Binding Example 1

```
Combined interface required by socket
vg Minmers v> gcqsh pi0 pq >*tlm bw transport if B
 pg >tlm initiator socket<> mnoc sgoi
                                                         Protocol type defaults to base protocol
WGcGXS ,Mmmesv->nnnc sgoi ,&nnc sgoi &
   WGcXL IEH, I vi eh-
   mnnoc sgoi 2bind, . Im-
                                                         Initiator socket bound to initiator itself
 sml l vi eh, - 222
   nnnoc sgoi 1Bfc ver tsv, ver Ohipe -
   nnnoc sgoi 1Brfc ver tsvcj, ver Otle i Ohipe -
                                                         Calls on forward path
   nnnoc sgoi 1 Bki chmig cqiqct v, ver Ohqroche e-
   nnnc sgoi 1B ver tsvchfk, ver -
 maep poq≫poqc rogcir q rfc ver tsvcf , 222-222.
                                                         Methods for backward path
 na ep sml na epolneich naig cqiqct v, 222-222
```



Socket Binding Example 2

nnm Ari Minmersv,&ann&evk Ari Xevki,&evk&

mm1Bmmc sgoi 2bind, evk1Bevkc sgoi -

```
Combined interface required by socket
 vg Xevki > gcqsh pi0 pq >*Im_fw_transport_if B
  pq >tlm_target_socket<> evkc sgoi
                                                       Protocol type default to base protocol
  WGcGXS , Xevki -> evkc sgoi , &evkc sgoi &
     evkc sgoi 2bind, . Im-
                                                       Target socket bound to target itself
   maep smlnfc ver tsv, 222-222
   ma eppoq≫poqc rgcir q rfc ver tsvcj, 222-222.
   ma epfsspki chmigcqiqct v, 222-222
                                                       Methods for forward path
   maeprmkrihmrvertsvchfk, 222-222
WGcQSHYPI, Xst-
  Mmme sv. mm
  Xevki evk
  WGcGXS , Xst-
```

Bind initiator socket to target socket



Convenience Sockets

- The "simple" sockets
 - simple_initiator_socket and simple_target_socket
 - In namespace tlm_utils
 - Derived from tlm_initiator_socket and tlm_target_socket
 - "simple" because they are simple to use
 - Do not bind sockets to objects (implementations)
 - Instead, register methods with each socket
 - Do not allow hierarchical binding
 - Not obliged to register both b_transport and nb_transport
 - Automatic conversion (assumes base protocol)
 - Variant with no conversion passthrough_target_socket



Simple Socket Example


```
vg Mivgsrrig > gcqsh pi
pg c mp ≫simple target socket Mivgsrrig B evkc sgoi
     np≫simple initiator socket Mivgsrrig Bnnnc sgoi
WGcGXS ,Miygsrrig->evkc sgoi, &evkc sgoi &Onnnoc sgoi, &nnoc sgoi &
 evkc sgoi ?register_nb_transport_fw, Im0* Mivgsrrig ≫rfc ver tsvcj-
 evkc sgoi ?register_b_transport, Im0* Mivgsrrig ≫fc ver tsv-
 evkc sgoi ?register get direct mem ptr, lm0* Mivgsrrig ≫ki chmigcgigct v-
 evkc sgoi ?register_transport_dbg, Im0* Mivgsrrig ≫ver tsvchfk-
 mnnoc sgoi 2register_nb_transport_bw, Im0*Mivgsrrig ≫rfc ver tsvcf -
 mnc sgoi 2register_invalidate_direct_mem_ptr,
                                      Im 0 * Mivgsrrig ≫nn ephneichnaig cqiqct ∨
 ma epsima fc ver tsv, 222-
 mu eppoq≫poqc rgcir q rfc ver tsvcj, 222-
 m/ epfsspki chmigcqiqct v, 222-
 nna epr nkarih nna vertsvchfk, 222-
 mu eppoq≫poqc rogcir qrfc ver tsvcf , 222-
 na ep sıtının epitne ich naig cqiqct v. 222
```

Tagged Simple Sockets

simple_target_socket_tagged

TLM-2.0

simple_initiator_socket_tagged






Tagged Simple Socket Example

```
nngphi & pag c np 3 na t pic nn mne s vc sgoi 2/8.
nngphi & pop c np. 3 nop t pic evki c sgoi 2/4 &
ig tpei r nkarih na RcMRNXNEIXS Wornkarih na RcXE KIXWB
 va F > acash pi
 pqc mp.≫simple_target_socket_tagged F B. evkc sgoi RcMRMMEXS Wa
 pojc mp.≫simple_initiator_socket_tagged F B. monoc sgoi RcXE KIXWa
WGcGXS ,F -
 jsv, r nkarih na nha A.4 m RcNRNXNEIXS W nh/-
   evko sgoi mlaAri poqo mp≫nqtpicevkio sgoicekkih FB, -
   evkc sgoi mladBregister b transport Im0* F ≫fc ver tsv0id -
   222
 ma ep smlnfc ver tsv, intid0 pop ≫pop ckiri vnopcte pseh* ver 0 gc nop i* hipe -
 222
```



Many-to-many Binding



Multi-ports – can bind many-to-many, but incoming calls are anonymous



Multi-port Convenience Sockets

- multi_passthrough_initiator_socket
- multi_passthrough_target_socket

- Many-to-many socket bindings
- Method calls tagged with multi-port index value



Socket Summary

class	Register callbacks?	Multi- ports?	b <-> nb conversion?	Tagged?
tlm_initiator_socket	no	yes	-	no
tlm_target_socket	no	yes	no	no
simple_initiator_socket	yes	no	-	no
simple_initiator_socket_tagged	yes	no	-	yes
simple_target_socket	yes	no	yes	no
simple_target_socket_tagged	yes	no	yes	yes
passthrough_target_socket	yes	no	no	no
passthrough_target_socket_tagged	yes	no	no	yes
multi_passthrough_initiator_socket	yes	yes	-	yes
multi_passthrough_target_socket	yes	yes	no	yes



SWGMXPQ1624

THE GENERIC PAYLOAD

- Attributes
- Memory management
- Response status
- Endianness
- Extensions



The Generic Payload

- Typical attributes of memory-mapped busses
 - command, address, data, byte enables, single word transfers, burst transfers, streaming, response status
- Off-the-shelf general purpose payload
 - for abstract bus modeling
 - ignorable extensions allow full interoperability
- Used to model specific bus protocols
 - mandatory static extensions
 - compile-time type checking to avoid incompatibility
 - low implementation cost when bridging protocols

Specific protocols can use the same generic payload machinery



Generic Payload Attributes

Attribute	Туре	Modifiable?	
Command	tlm_command	No	
Address	uint64	Interconnect only	
Data pointer	unsigned char*	No (array – yes)	Array owned by
Data length	unsigned int	No	initiator
Byte enable pointer	unsigned char*	No (array – yes)	Array owned by
Byte enable length	unsigned int	No	initiator
Streaming width	unsigned int	No	
DMI hint	bool	Yes	Try DMI!
Response status	tlm_response_status	Target only	
Extensions	(tlm_extension_base*)[]	Yes	Consider memory management



class tlm_generic_payload

```
pop ckiri vnogo te poseh
gpe
                                                      Not a template
t fpog>
  3 Constructors, memory management
   poqckirivnogcte pseh,-
   poqckiri wnogcte pseh, poqcqqcnni vjegi* qq-
                                                      Construct & set mm
   ma ep poqckiri vnogcte pseh,-
                                                      Frees all extensions
   smlvi i ,-
   smli cqq, pqcqqcmli vjegi.qq-
                                                      mm is optional
  fssplecqq,-
   smlnegumi,-
                                                      Incr reference count
   smlvi pie i,-
                                                      Decr reference count, 0 => free trans
  nn ki cvi jegs r,-
   smlhiitcgst cjwsq,gsr pqckirivmgcte pseh* sliv-
  m
```

Memory Management Rules

- b_transport memory managed by initiator, or reference counting (set_mm)
- nb_transport reference counting only
 - Reference counting requires heap allocation
 - Transaction automatically freed when reference count == 0
 - free() can be overridden in memory manager for transactions
 - free() can be overridden for extensions

- When b_transport calls nb_transport, must add reference counting
 - Can only return when reference count == 0
- b_transport can check for reference counting, or assume it could be present



Command, Address and Data

```
ir q pqcgsqqerh
XPQc IEHcGSQQERH0
XPQc[ MXIcGSQQERH0
XPQcMXRS IcGSQQERH
```

Copy from target to data array Copy from data array to target Neither, but may use extensions

```
pg cgsq q er h
                ki cgsq q erh, - gsr
sım
                 icgsqqerh,gsr pqcgsqqerhgsqqerh-
                ki cehhvi ,- gsr
gch \gg m:
                           , gsr gch ≫ mr: ehh vi
                 i cehhvi
sım
                                                          Data array owned by initiator
r mkarih glev.
                ki che ect y- gsr
                 iche ect v, r mkarih glev he e-
sım
r mkarih man
                ki che ecprk I,- gsr
                                                          Number of bytes in data array
                 iche ecpirk I, gsr r nkarih nn pirk I-
sım
```



Response Status

enum tlm_response_status	Meaning
TLM_OK_RESPONSE	Successful
TLM_INCOMPLETE_RESPONSE	Transaction not delivered to target. (Default)
TLM_ADDRESS_ERROR_RESPONSE	Unable to act on address
TLM_COMMAND_ERROR_RESPONSE	Unable to execute command
TLM_BURST_ERROR_RESPONSE	Unable to act on data length or streaming width
TLM_BYTE_ENABLE_ERROR_RESPONSE	Unable to act on byte enable
TLM_GENERIC_ERROR_RESPONSE	Any other error



The Standard Error Response

A target shall either

- Execute the command and set TLM_OK_RESPONSE
- Set the response status attribute to an error response
- Call the SystemC report handler and set TLM_OK_RESPONSE

Many corner cases

- e.g. a target that ignores the data when executing a write OK
- e.g. a simulation monitor that logs out-of-range addresses OK
- e.g. a target that cannot support byte enables ERROR



Generic Payload Example 1

```
smll viehct vsqi, - 33 XI i nnmen sv
 tlm::tlm_generic_payload ver
                                                      Would usually pool transactions
  go noti hipse AWGc I ScXMOLI
  ver 3set_command, pq >>> PQc[ NXI cGSQQERH -
  ver Set data length,
  ver 2set byte enable ptr, 4 -
  ver 2set streaming width, -
 jsv, m mA4 m YRcPIRKXL m/A -
        syn Am
    m
    ver 2set address, m
    ver 2set_data_ptr, , r Marih glev-, * svh --
    ver 2set response status, pg >>XPQcMRGSQTPIXIc IWTSRW -
    nnnoc sgoi 1Bb_transport, ver 0hipe -
    m, ver 2get_response_status, - A4-
      WGc ITS XcI S , &XPQ680 ver 2get response string, -2gc v, --
    222
```




Generic Payload Example 2

```
ma ep sml b_transport, 33 XI i evki
  poq≫poqckirivngocte poseh* ver 0 gcgsvi≫gcnqi* -
  pog ≫pog cgsq qerh
                   gqh A ver 2get_command,-
  ach ≫ mn:
                   ehv A ver 2get_address,-
  r mkarih glev
                   t v A ver 2get data ptr,-
  r mkarih man
                    pr A ver 2get data length,-
                    f A ver 2get_byte_enable_ptr,-
  r mkrihglev
                         A ver 2get_streaming_width,-
  r mkarih man
                                                         Check for storage overflow
 m,eh√pr Bqcprk I-
    ver 2set_response_status, pq ≫XPQcEHH I WWcI S c I WTSRW -
    Vİ.
       V
 ŋ'n, f -
                                                         Unable to support byte enable
    ver 2set response status, pg >>XPQcF] XIcIREFPIcI S c IWTSRW -
    vi vr
 m, m % 4 * *
               mln jör-
                                                         Unable to support streaming
    ver 2set_response_status, pg ≫XPQcFY WXcI S c I WTSRW -
    Vİ .
       V
```

Generic Payload Example 3



Byte Enables and Streaming



1-enable-per-byte
Byte enables applied repeatedly
Data interpreted using BUSWIDTH
Streaming width > 0 => wrap address

hijmni XPQcF] XIcHNMEFPIH44 hijmni XPQcF] XIcIREFPIH4jj



Byte Enable Example 1

```
33 XI i mnmme sv
sımlı vi ehct vsgi
   pog ≫pog ckiri vnogcte poseh ver
   gc mg i hipe
                                                       Uses host-endianness MSB..LSB
    eng sync ficirefpicge o A4 4444jjjj p
   ver 2set byte enable ptr,
     vinnivtvicge r nkarih glev B, *f icirefpicqe o --
   ver 2set_byte_enable_length, -
   ver 2 i cgsqqerh, pq≫XPQc[ MXIcGSQQERH-
   ver 2i che ecpirk I, -
  2
  jsv, nn mA4 m YRcPIRKXL m/A -
     ver 2i cehhvi, m
      ver 2 i che ect v, r mkrih glev-,* svh--
     nnnoc sgoi 1Bfc ver tsv, ver Ohipe -
  222
```



Byte Enable Example 2

```
ma ep smln fcver tsv, poq≫poqckirivnopcte pseh* ver 0 gcgsvi≫ gcnqi* -33XIi evki
 222
  r mkrihglev f Aver 2get_byte_enable_ptr,-
  r mkrihm fip Aver 2get_byte_enable_length,-
 222
 mi,gg h AA pg >>>PQc[ NXI cGSQQERH-
    m,f -
      jsv, r nkarih nn mA4 m pir nh/-
         m, f m) fi pa AA XPQcF] XI cI REFPI H-
                                               Byte enable applied repeatedly
           qc sveki ehv/maAt vma
                                                   byt[i] corresponds to ptr[i]
     i pi
      qiqgt, *qc sveki_ehve0tv0pir-
                                                   No byte enables
  ipi mj,gqh AA mg ≫XPQc IEHcGSQQERH-
    ήn, f -
       ver 2 icvitsric e , pq≫XPQcF]XIcIREFPIcI S c IWTSRWi-
      vi vr pg ≫XPQcGSQTPIXIH
                                                    Target does not support read with
     ipi
                                                   byte enables
      qiqgt, tv0*qc sveki ehve0pir-
```




Endianness

- Designed to maximize simulation speed
- Words in data array are host-endian
- Effective word length W = (BUSWIDTH + 7) / 8
- Initiators and targets connected LSB-to-LSB, MSB-to-MSB
- Most efficient when everything is modeled host-endian
- Width-conversions with same endianness as host are free

Common transfers can use memcpy, width conversions don't modify transaction




Little-endian host





Big-endian host






Part-word Transfers

Pmpi 1 ir hmear Is

[A
pirk I A:
ehhvi AE
he e A



Frha1irhmer Is Α prk I A: ehh vi AE f i i refp A he e A 4 jj 4 ii 6 4 ji Ε 4 ii 4 4

E/

9



4 jj

Generic Payload Extension Methods

- Generic payload has an array-of-pointers to extensions
- One pointer per extension type
- Every transaction can potentially carry every extension type
- Flexible mechanism


```
iqtpei tireqi XB X set_extension, X i - Sticky extn
iqtpei tireqi XB X set_auto_extension, X i - Freed by ref counting
iqtpei tireqi XB X get_extension, - gsr
iqtpei tireqi XB sm clear_extension, - Clears pointer, not extn object
iqtpei tireqi XB sm release_extension, - mm => convert to auto
no mm => free extn object
```



Extension Example

```
vg q ci ir msr > tlm_extension q ci ir msr B
                                                                   User-defined extension
  q ci ir rsar, ->rln, 4
  popor ir msrcfei. clone,-gsr 2222
                                                                   Pure virtual methods
   ma ep sının copy from, paçi ir marcfe i gar *i - 222
  m m
222
                                                                   Heap allocation
pogckirivnopocte poseh. ver Agigcgkv1Beposogei,-
ver 1Bacquire, -
                                                                   Reference counting
qci ir msn. i Ari qci ir msnr
  1Brh A 5
ver 2set_extension, i
sgoi 1Brfc ver tsvcj, ver Otle i Ohipe -
ver 2release_extension q ci ir msrB,-
                                                                   Freed when ref count = 0
ver 1Brelease, -
                                                                   Trans and extn freed
```

Extension Rules



- Extensions should only be used downstream of the setter
- Whoever sets the extension should clear the extension
- If not reference counting, use set_extension / clear_extension
- If reference counting, use set_auto_extension
- For sticky extensions, use set_extension
- Within b_transport, either check or use set_extension / release_extension



Instance-Specific Extensions

```
nngphi&pqc mp3nn ergic tignjnngci ir msnr 2t&
vgqci r>pqc np.≫instance_specific_extension qci rB
nn rq
```

```
Mivgsrrig > gcqsh pi
gpe
  pq c pp ≫instance_specific_extension_accessor eggi sv
   mu eppoq≫poqc rgcir qrfcver tsvcj, 222-
    q ci r. i r
    eggi sv, ver - 2get_extension, i r -
    mj,i r-
      gs i r1Br q i rhp
      eggi sv, ver -2clear_extension,i r-
     i pi
      i r Ari q ci r
      i r1Br q Ags r //
      eggi sy ver - 2set_extension, i r -
      2000
```

Gives unique extensions per module instance



SWGMXPQ1624

THE BASE PROTOCOL

- tlm_phase
- Base protocol rules
- Base protocol phases
- Defining new protocol types



Base Protocol - Coding Styles

Loosely-timed is typically

- Blocking transport interface, forward and return path
- 2 timing points
- Temporal decoupling and the quantum keeper
- Direct memory interface

Approximately-timed is typically

- Non-blocking transport interface, forward and backward paths
- 4 phases
- Payload event queues
- Loosely-timed and approximately-timed are only coding styles
- The base protocol defines rules for phases and call order



Base Protocol and tlm_phase

- The base protocol = tlm_generic_payload + tlm_phase
- tlm_phase has 4 phases, but can be extended to add new phases

```
ir q tlm_phase_enum YRNRNMEPMIHcTLEW A40
FIKNRc IUA50IRHc IU0FIKNRc IWT0IRHc IWT

gpe tlm_phase
t fpmg>
pqctlei,-
pqctlei, r nknrih nn nh-
pqctlei, gsr pqctleicir q* erhevh-
pqctlei* stivesvA, gsr pqctleicir q* erhevh-
stivesv r nknrih nn,-gsr
```

```
hijmni DECLARE_EXTENDED_PHASE, reqicevk-
gpe poptleic reqicevk >t fpong pop poptlei
2022
```



Base Protocol Rules 1

- Base protocol phases
 - BEGIN_REQ → END_REQ → BEGIN_RESP → END_RESP
 - Must occur in non-decreasing simulation time order
 - Only permitted one outstanding request or response per socket
 - Phase must change with each call (other than ignorable phases)
 - May complete early
- Generic payload memory management rules
- Extensions must be ignorable
- Target is obliged to handle mixed b_transport / nb_transport
- Write response must come from target

TLM-2.0



Base Protocol Rules 2


- Timing annotation on successive calls to nb_transport
 - for a given transaction, must be non-decreasing
 - for different transactions, mutual order is unconstrained
- Timing annotation on successive calls to b_transport
 - order is unconstrained (loosely-timed)
- b_transport does not interact with phases

TLM-2.0

- b_transport is re-entrant
- For a given transaction, b_transport / nb_transport must not overlap



Approximately-timed Timing Parameters



BEGIN_REQ must wait for previous END_REQ, BEGIN_RESP for END_RESP



Pre-emption and Early Completion

Permitted phase transition sequences

- BEGIN REQ
- BEGIN_REQ (\rightarrow END_REQ) \rightarrow BEGIN_RESP
- BEGIN_REQ → END_REQ → BEGIN_RESP
- BEGIN_REQ (\rightarrow END_REQ) \rightarrow BEGIN_RESP \rightarrow END_RESP
- BEGIN_REQ → END_REQ → BEGIN_RESP → END_RESP
- Initiator sends BEGIN REQ and END RESP
- Target sends END_REQ and BEGIN_RESP

Transaction completes early if nb_transport returns TLM_COMPLETED



Examples of Early Completion

Phase Initiator Target

BEGIN_REQ

-, BEGIN_REQ, 0ns

Return TLM_COMPLETED, -, -

BEGIN_REQ

BEGIN_RESP





Transaction Types

Only three recommended alternatives

TLM-2.0

Use the base protocol directly (with ignorable extensions)

Excellent interoperability

Define a new protocol type class with a typedef for tlm_generic_payload

Do whatever you like with extensions

Define a new transaction type unrelated to the generic payload

Sacrifice interoperability; you are on your own



Protocol Types Class

```
v g tlm_base_protocol_types
   tihij pojckiri vnojcte pseh
                                          tlm payload type
   tihij pojetle i
                                          tlm_phase_type
iqtpei tireqiX|TIWApqcfeictvssgspctiB
gpe tlm fw transport if
  >t fpmg na eppogcj crsrfpsgonnko ver tsvcmi tiregi XIII W≱tlm payload type0
                                           tireqi X| TI W≯tIm phase typeB
                                           tireqi X| TI W≯tIm payload typeB
  Ot fpong maep poqcfposgomnkcver tsvcmj
  Ot fpong ma eppqcj chmaigcqiqcmj
                                           tireqi X| TI W≯tIm_payload_typeB
  Ot foog na epoq cver tsvchfkcnji
                                           tireqi X| TI W≱lm payload typeB
iqtpei tireqiX|TIWApqcfeictvssgspctiB
    tlm_bw_transport_if
gpe
m
```



Defining a New Protocol Types Class

```
par common svc sgoi B sgoi 5
```

1. Use tlm_base_protocol_types

```
v g my_protocol_types
```

2. Use new protocol based on generic payload

```
tihij poqckiri vnogo te pseh poqcte pseho ti
tihij poqctle i poqctle ic ti
```

```
papa common suc sgoi 60 my_protocol_types B sgoi 6
```

```
v g custom_protocol_types
```

3. Use new protocol unrelated to generic payload

```
tihijq cte pseh pqcte psehc ti
tihijq ctle i pqctle ic ti
```

```
paper common suc sgoi 60 custom protocol types B sgoi
```



Extended Protocol Example 1

```
33 Yi√thijmnihi ir msn gpe
 vg Migycgqhci ir msr:tlm::tlm_extension Migycgqhci ir msrB
   ma ep pogci ir morrefe i. clone,-gsr
     Mgvcgqhci ir msr. Ari Mgvcgqhci ir msr
     1Brngvcgg h A I m1Brngvcgg h
     vi vr
   ma ep sml copy_from, poqci ir msrcfe i gsr * jvsq -
     mngvcgqhA engcge Migvcgqhci ir msnrgsr *B,jvsq-2mgvcgqh
  Mgvcgqhci ir msr,->mngvcgqh,jepi-
  fsspmgvcgq h
 v g incr_payload_types
    tihij poq≫poqckirivnopcte pseh poqcte psehc ti
    tihij pop ≫pop ctle i pop ctle ic ti
```

User-defined protocol types class using the generic payload



Extended Protocol Example 2

```
vg Minmers∨ gcqsh pi
 page np ≫ na tpic nn mme svc sgoi Minme sv0 60 incr_payload_types B init_socket;
 222
  smll viehct vsgi,-
   tlm::tlm generic payload ver
    222
   Migvega hei ir msr. migvega hei ir msr Ari Migvega hei ir msr
    ver 2set_extension, mgvcgq hci ir msr -
    222
    ver 2 i cgsqqerh, pq≫XPQc[ MXIcGSQQERH-
   nnnoc sgoi 1Bfc ver tsv, ver Ohipe -
    \mathcal{M}
    ver 2 i cgsqqerh, pq≫XPQcMXRS IcGSQQERH-
   mngvogqhoi ir msnr1Bmngvogqh A vi
   nnnoc sgoi 1Bfc ver tsv, ver Ohipe -
```



Extended Protocol Example 3

```
33XIi evki
pg c mp ≫ ng t pic evki c sgoi Qiq s v 0 60 incr payload types B targ socket
 nna ep smln fo ver tsv, poq≫poqckirivnogote pseh* ver 0 gocgsvi≫ go:nqii* -
   poq≫poqcgsqqerh gqh A ver 2kicgsqqerh,-
  222
  Mgvcgqhci ir msr. mgvcgqhci ir msr
   ver 2get_extension( incr_cmd_extension );
  mi, mngvogqhoi ir msr1Bmngvogqh-
                                                         Assume the extension exists
     rjn, gqh %A pq ≫XPQcMKRS IcGSQQERH-
        ver 2 icvitsric e , pq≫XPQcKIRI MOScI S c IWTSRWi-
        vi vr
                                                          Detect clash with read or write
     // qc sveki ehva
  222
```




SWGMXPQ1624

ANALYSIS PORTS

■ Analysis Interface and Ports



Analysis Ports



```
vg Wfgvnfiv>gcsfnig0pq≫pqcerep mcnjnnnB
Wfgvnfiv,glevr->gcsfnig,r-
nna epsnhn vnni,gsr mn* - 222
```

Analysis port may be bound to 0, 1 or more subscribers



Analysis Interface

```
iqtpei tireqiXB
gpe tlm_write_if >t fpog na ep gcgsvi ≫ gcnnivjegi
t fpog>
   ma ep smh write, gsr X* - A4
                                                             "Non-negotiated"
iqtpei tireqiXB
gpe tim analysis if >t fpog na eppogc vnincin XB
gpe tlm_analysis_port >t fpog gcgsvi ≫ gcsfrig 0t fpog na eppqcerep mcmi XB
t fprog>
   sml bind, pacerep man XB * cm-
   sml operator(), pop cerep mcm XB * cm-
  fsspunbind, pacerep mcm XB * cm-
   sml write, gsr X* -
    jsv,mAqcmrivjegi 2fikmr,-m%Aqcmrivjegi 2/rh,-m/-
      ..m/1B vmi, -
```

write() sends transaction to every subscriber



Analysis Port Example

```
v g W f gvrhi v > gcsfri g 0 tlm::tlm_analysis_if Xver B W f gvrhi v, gsr gl ev r - > gcsfri g,r-
na ep smh write, gsr Xver * -
gs &Lipps 0ks & 2m &r&
```

```
WGcQSHYPI ,Q-
tlm::tlm_analysis_port Xver Bet

WGcGXS ,Q->et,&et&
    WGcXL IEH,X-

srln X,-
    Xver A ===
    et 2write, -
```

```
WGcQSHYPI, Xst-
Q. q
Wf gwfii v f gwfii v5
Wf gwfii v f gwfii v6
WGcGXS, Xst-
q Ari Q, &q &
f gwfii v5 Ari Wf gwfii v, & f gwfii v, 5&
f gwfii v6 Ari Wf gwfii v, & f gwfii v, 6&
q 1Bet 2bind, . f gwfii v, 6 -
```

Subscriber implements analysis interface, analysis port bound to subscriber



Summary: Key Features of TLM-2

- Transport interfaces with timing annotation and phases
- DMI and debug interfaces
- Loosely-timed coding style and temporal decoupling for simulation speed
- Approximately-timed coding style for timing accuracy
- Sockets for convenience and strong connection checking
- Generic payload for memory-mapped bus modeling
- Base protocol for interoperability between TL- models
- Extensions for flexibility of modeling

TLM-2.0





For further information visit www.systemc.org