



OSCI TLM-2.0

**The Transaction Level Modeling standard of the
Open SystemC Initiative (OSCI)**



OSCI TLM-2.0

Software version: TLM-2.0.1

Document version: ja8

This presentation authored by: John Aynsley, Doulos

CONTENTS



- ☐ Introduction
- ☐ Transport Interfaces
- ☐ DMI and Debug Interfaces
- ☐ Sockets
- ☐ The Generic Payload
- ☐ The Base Protocol
- ☐ Analysis Ports

INTRODUCTION

- ❑ Transaction Level Modeling 101
- ❑ OSCI TLM-1 and TLM-2
- ❑ Coding Styles
- ❑ Structure of the TLM-2.0.1 Kit




Transaction Level Modeling 101




Write (address, data)

Read (address)

Reasons for Using TLM



Accelerates product release schedule



TLM = golden model


Typical Use Cases for TLM

- Represents key architectural components of hardware platform
- Architectural exploration, performance modeling
- Software execution on virtual model of hardware platform
- Golden model for hardware functional verification
- Available before RTL
- Simulates much faster than RTL

Early!

Fast!

OSCI TLM Development



TLM-1.0 → TLM-2.0

- TLM-2.0 is the new standard for interoperability between memory mapped bus models
 - Incompatible with TLM-2.0-draft1 and TLM-2.0-draft2
- TLM-1.0 is not deprecated (put, get, nb_put, nb_get, transport)
- TLM-1.0 is included within TLM-2.0
 - Migration path from TLM-1.0 to TLM-2.0 (see examples)



TLM-2 Requirements

- Transaction-level memory-mapped bus modeling
- Register accurate, functionally complete
- Fast enough to boot software O/S in seconds
- Loosely-timed and approximately-timed modeling
- Interoperable API for memory-mapped bus modeling
- Generic payload and extension mechanism
- Avoid adapters where possible

Speed

Interoperability

See TLM_2_0_requirements.pdf



Use Cases, Coding Styles and Mechanisms

Blocking
interface

Coding Styles

■ Loosely-timed

- Only sufficient timing detail to boot O/S and run multi-core systems
- Processes can run ahead of simulation time (temporal decoupling)
- Each transaction has 2 timing points: *begin* and *end*
- Uses direct memory interface (DMI)


■ Approximately-timed

- *aka* cycle-approximate or cycle-count-accurate
- Sufficient for architectural exploration
- Processes run in lock-step with simulation time
- Each transaction has 4 timing points (extensible)

■ Guidelines only – not definitive



Loosely-timed




Each process runs ahead up to quantum boundary

sc_time_stamp() advances in multiples of the quantum

Deterministic communication requires explicit synchronization




Approximately-timed



*Each process is synchronized with SystemC scheduler
Delays can be accurate or approximate*




The TLM 2.0 Classes




Interoperability Layer


1. Core interfaces and sockets



2. Generic payload



3. Base protocol



Maximal interoperability for memory-mapped bus models



Utilities

- **tlm_utils**
 - Convenience sockets
 - Payload event queues
 - Quantum keeper
 - Instance-specific extensions
- **Productivity**
- **Shortened learning curve**
- **Consistent coding style**
- ***Not* part of the interoperability layer – write your own?**



Directory Structure

mgp hi 3

cl

cm i vjegi

ckiri vcte seh

c sgd

cu er q

c5

cv uc v t

cer ep m

c r

TLM-2 interoperability classes

TLM-2 core interfaces

TLM-2 generic payload

TLM-2 initiator and target sockets

TLM-2 global quantum

TLM-1.0 legacy

Analysis interface, port, fifo

TLM-2 utilities

hsg

hs ki r

i eq t

rnc i




TRANSPORT INTERFACES

- ☐ Initiators and Targets
- ☐ Blocking Transport Interface
- ☐ Timing Annotation and the Quantum Keeper
- ☐ Non-blocking Transport Interface
- ☐ Timing Annotation and the Payload Event Queue






Initiators and Targets




References to a single transaction object are passed along the forward and backward paths

TLM-2 Connectivity



Transaction memory management needed

Convergent Paths



Blocking versus Non-blocking Transport

- **Blocking transport interface**
 - Includes timing annotation
 - Typically used with loosely-timed coding style
 - Forward path only
- **Non-blocking transport interface**
 - Includes timing annotation and transaction phases
 - Typically used with approximately-timed coding style
 - Called on forward and backward paths
- **Share the same transaction type for interoperability**
- **Unified interface and sockets – can be mixed**



TLM-2 Core Interfaces - Transport

tlm_blocking_transport_if

src b_transport, X ERW* 0 gc rqi* -

tlm_fw_nonblocking_transport_if

src rqi r q nb_transport_fw, X ERW* 0 LEW* 0 gc rqi* -

tlm_bw_nonblocking_transport_if

src rqi r q nb_transport_bw, X ERW* 0 LEW* 0 gc rqi* -

TLM-2 Core Interfaces - DMI and Debug

tlm_fw_direct_mem_if

fsssp get_direct_mem_ptr, X ERW* ver 0 p chq m hq m he e -

tlm_bw_direct_mem_if

sm invalidate_direct_mem_ptr, gch >> m: evc ver ki 0
gch >> m: i rhc ver ki -

tlm_transport_dbg_if

r r h m transport_dbg, X ERW* ver -

May all use the generic payload transaction type



Blocking Transport

Transaction type



ireqi X ERW A pckiri vcte seh B

gc pcfsgomkc ver tsvcrj>t fpg m ep gcgsi >>gcni vjegi
t fpg>

m ep sm b_transport, X ERW* ver 0 gcgsi >>gcni* - A 4




Transaction object



Timing annotation

Blocking Transport



Initiator is blocked until return from `b_transport`

Timing Annotation


```
virtual void b_transport ( TRANS& trans , sc_core::sc_time& delay )  
{  
    //  
    ...  
    delay = delay + latency;  
}
```

```
b_transport( transaction, delay );  
  
//
```


- **Recipient may**
 - Execute transactions immediately, out-of-order – Loosely-timed
 - Schedule transactions to execution at proper time – Approx-timed
 - Pass on the transaction with timing annotation



Temporal Decoupling




The Time Quantum



The Quantum Keeper (tlm_quantumkeeper)

- Quantum is user-configurable



- Processes can check local time against quantum

Quantum Keeper Example

```
v g Mma sv> gcq sh p
```

```
pc m>>rt p c mma sv sgoi Mma svB mnc sgoi  
tlm_utils::tlm_quantumkeeper qcuo
```

The quantum keeper

```
WGcXGS ,Mma sv>mnc sgoi ,&mnc sgoi &  
222
```

```
qcuo2set_global_quantum, gc rqi ,50WGcYW -  
qcuo2reset,-
```

*Replace the global quantum
Recalculate the local quantum*

```
srn l v eh,- 222
```

```
jsv,m mA4 m YRcPI RKXL m A -  
222
```

```
hi p Aqcuo2get_local_time,-  
mnc sgoi 1Bfc ver tsv, ver 0hi p -  
qcuo2set, hi p -  
qcuo2inc, gc rqi ,5440WGcRW -  
rn, qcuo2need_sync,- -  
qcuo2sync,-
```

*Time consumed by transport
Further time consumed by initiator
Check local time against quantum
and sync if necessary*

Non-blocking Transport

```
ir q tlm_sync_enum XPQcEGGI TXI H0 XPQcYTHEXI H0 XPQcGSQTPI XI H
```

```
iqtp ei tireqi X ERW A pckiri vcte seh0  
tireqi TLEW A ptle iB
```

```
gpe tlm_fw_nonblocking_transport_if >t fpg m ep gcgs v >> gc m i vjegi  
t fpg>  
m ep pc rgcir q nb_transport, X ERW* ver 0  
TLEW* tle i 0  
gcgs v >> gc m i * - A 4
```

Trans, phase and time arguments set by caller and modified by callee



tlm_sync_enum

■ TLM_ACCEPTED

- Transaction, phase and timing arguments unmodified (ignored) on return
- Target may respond later (depending on protocol)

■ TLM_UPDATED

- Transaction, phase and timing arguments updated (used) on return
- Target has advanced the protocol state machine to the next state

■ TLM_COMPLETED

- Transaction, phase and timing arguments updated (used) on return
- Target has advanced the protocol state machine straight to the final phase

Notation for Message Sequence Charts




= sc_time_stamp()


+10ns

+20ns

For temporal decoupling, local time is added to simulation time (explained on slides)




Using the Backward Path



Transaction accepted now, caller asked to wait




Using the Return Path




Callee annotates delay to next transition, caller waits

Early Completion



Callee annotates delay to next transition, caller waits

Timing Annotation



Payload Event Queue

```

i q t p e i g r e   T E ] P S E H B
g r e   p e q _ w i t h _ g e t > t f p g   g c g s v > > g c s f n i g

```

```

t f p g >
t i u c   m i c k i , g s r   g l e v r e q i -

```

```

s r m   n o t i f y , T E ] P S E H *   v e r   0   g c g s v > > g c   m i *   -
s r m   n o t i f y , T E ] P S E H *   v e r   -

```

```

v e r   e g r a r c   t i .   g e t _ n e x t _ t r a n s a c t i o n , -
g c g s v > > g c i   i r *   g e t _ e v e n t ( -

```

```

l m , v i -
e m q c t i u 2 g e t _ e v e n t , - -
l m , , v e r   A q c t i u 2 g e t _ n e x t _ t r a n s a c t i o n , -- % A 4 -
222

```



DMI AND DEBUG INTERFACES

- ☐ Direct Memory Interface
- ☐ Debug Transport Interface

DMI and Debug Transport

■ Direct Memory Interface

- Gives an initiator a direct pointer to memory in a target, e.g. an ISS
- By-passes the sockets and transport calls
- Read or write access by default
- Extensions may permit other kinds of access, e.g. security mode
- Target responsible for invalidating pointer

■ Debug Transport Interface

- Gives an initiator debug access to memory in a target
- Delay-free
- Side-effect-free

■ May share transactions with transport interface




Direct Memory Interface

Access requested *Access granted*

↓ ↓

```
status = get_direct_mem_ptr( transaction, dmi_data );
```



```
invalidate_direct_mem_ptr( start_range, end_range );
```

Transport, DMI and debug may all use the generic payload

Interconnect may modify address and invalidated range

DMI Transaction and DMI Data

HQMVer eg r

| | | | |
|---------|---------|----|------|
| i u i | v eh sv | vn | eggi |
| sve km | r ehv | | |
| Ti vq m | i r | r | |

g p chq m

| | |
|---------------|---------------|
| r r i h gl ev | hq t v |
| m: | hq evcehhv |
| m: | hq r hcehhv |
| hq t i ci | hq t i |
| gc q i | v ehc p i r g |
| gc q i | vn c p i r g |

Direct memory pointer



Region granted for given access type

Read, write or read/write



Latencies to be observed by initiator

DMI Rules 1

- Initiator requests DMI from target at a given address
- DMI granted for a particular access type and a particular region
 - Target can only grant a single contiguous memory region containing given address
 - Target may grant an expanded memory region
 - Target may promote READ or WRITE request to READ_WRITE
- Initiator may assume DMI pointer is valid until invalidated by target
- Initiator may keep a table of DMI pointers

DMI Rules 2

- DMI request and invalidation use same routing as regular transactions
- The invalidated address range may get expanded by the interconnect
- Target may grant DMI to multiple initiators (given multiple requests)
 - and a single invalidate may knock out multiple pointers in multiple initiators
- Use the Generic Payload DMI hint (described later)
- Only makes sense with loosely-timed models




Debug Transport Interface

```
num_bytes = transport_dbg( transaction );
```

tlm_transport_dbg_if

Gsq q er h
Ehhv
He e tsm i v
He e p r k l
l i r r s r




Uses forward path only

Interconnect may modify address, target reads or writes data

SOCKETS

- ☐ Initiator and target sockets
- ☐ Simple sockets
- ☐ Tagged sockets
- ☐ Multi-port sockets

Initiator and Target Sockets



Sockets provide fw and bw paths and group interfaces



Benefit of Sockets

- Group the transport, DMI and debug transport interfaces
 - Bind forward and backward paths with a single call
 - Strong connection checking
 - Have a bus width parameter
-
- Using core interfaces without sockets is not recommended

Sockets and Transaction Types

- All interfaces templated on transaction type
- Use the generic payload and base protocol for interoperability
 - Use with transport, DMI and debug transport
 - Supports extensions
 - Even supports extended commands and phases
 - Ignorable extensions allow interoperability
 - Mechanism to disallow socket binding for non-ignorable extensions
 - Described later



Standard Socket Classes

```

interface tlm_initiator_socket : public tlm_target_socket
{
    // ...
}

interface tlm_target_socket : public tlm_initiator_socket
{
    // ...
}

```

`tlm_initiator_socket`

222

`tlm_target_socket`

- Part of the interoperability layer
- Initiator socket must be bound to an object that implements entire backward interface
- Target socket must be bound to an object that implements entire forward interface
- Can mix blocking and non-blocking calls – target must support both together
- Allow hierarchical binding



Socket Binding Example 1

```
v g mmsv> gcq sh 0 0 >tlm_bw_transport_if B
```

Combined interface required by socket

```
0 >tlm_initiator_socket<> mnc sgoi
```

Protocol type defaults to base protocol

```
WGcXLS , mmsv>mnc sgoi ,&mnc sgoi &  
WGcXL IEH, l v eh-  
mnc sgoi bind, . l m-
```

Initiator socket bound to initiator itself

```
sm l v eh,- 22  
mnc sgoi 1Bfc ver tsv, ver 0hi 0 -  
mnc sgoi 1Brfc ver tsvcj , ver 0tle i 0hi 0 -  
mnc sgoi 1Bki chn gcqi qct v, ver 0hq mhe e -  
mnc sgoi 1B ver tsvchfk, ver -
```

Calls on forward path

```
m ep 0 >0c rgcir q rfc ver tsvcf , 22- 22  
m ep sm m ep m ei chn gcqi qct v, 22- 22
```

Methods for backward path

Socket Binding Example 2

```
v g Xeki > gcq sh p 0 p >tlm_fw_transport_if B
```

Combined interface required by socket

```
p >tlm_target_socket<> ekc sgoi
```

Protocol type default to base protocol

```
WGcGXS ,Xeki -> ekc sgoi ,&ekc sgoi &  
ekc sgoi bind, . l m-
```

Target socket bound to target itself

```
m ep sm fc ver tsv, 22- 22  
m ep p >p c rgc r q rfc ver tsvcj , 22- 22  
m ep fsspi chn gcqi qct v, 22- 22  
m ep r rrih m ver tsvchfk, 22- 22
```

Methods for forward path

```
WGcQSHYPI ,Xst-
```

```
l m sv . nm
```

```
Xeki . ek
```

```
WGcGXS ,Xst-
```

```
nm Ari l m sv, &nm &
```

```
ek Ari Xeki ,&ek &
```

```
nm1Bnm sgoi bind, ek1B ekc sgoi -
```

Bind initiator socket to target socket

Convenience Sockets

- The “simple” sockets
 - `simple_initiator_socket` and `simple_target_socket`
 - In namespace `tlm_utils`
 - Derived from `tlm_initiator_socket` and `tlm_target_socket`
 - “simple” because they are simple to use
 - Do not bind sockets to objects (implementations)
 - Instead, register methods with each socket
 - Do not allow hierarchical binding
 - Not obliged to register both `b_transport` and `nb_transport`
 - Automatic conversion (assumes base protocol)
 - Variant with no conversion – `passthrough_target_socket`



Simple Socket Example

```
v g M i v g s r r i g > g c q s h p
```

```
pc p >> simple_target_socket M i v g s r r i g B e k c s g i
pc p >> simple_initiator_socket M i v g s r r i g B m n c s g i
```

```
WGcXGS , M i v g s r r i g - > e k c s g i , & e k c s g i & 0 m n c s g i , & m n c s g i &
```

```
e k c s g i 2register_nb_transport_fw, l m 0 * M i v g s r r i g >> f c v e r t s v c j -
e k c s g i 2register_b_transport, l m 0 * M i v g s r r i g >> f c v e r t s v -
e k c s g i 2register_get_direct_mem_ptr, l m 0 * M i v g s r r i g >> k i c h n i g c q i q c t v -
e k c s g i 2register_transport_dbg, l m 0 * M i v g s r r i g >> v e r t s v c h f k -
m n c s g i 2register_nb_transport_bw, l m 0 * M i v g s r r i g >> f c v e r t s v c f -
m n c s g i 2register_invalidate_direct_mem_ptr,
l m 0 * M i v g s r r i g >> n e p h e i c h n i g c q i q c t v
```


```
m e p s m f c v e r t s v, 222-
m e p p >> p c r g c i r q r f c v e r t s v c j , 222-
m e p f s s p k i c h n i g c q i q c t v, 222-
m e p r k r i h m v e r t s v c h f k, 222-
m e p p >> p c r g c i r q r f c v e r t s v c f , 222-
m e p s m m e p h e i c h n i g c q i q c t v, 222
```



Tagged Simple Sockets

`simple_target_socket_tagged`

`simple_initiator_socket_tagged`



Tagged Simple Socket Example

```

mgp hi &pc mp3 mtp cmma sgc sgoi 2 &
mgp hi &pc mp3 mtp c eki c sgoi 2 &

```

```

i qtp ei r mri h m Rc NIXS W0 r mri h m Rc XE KI XW
vg F > gcq sh p

```

```

pc mp>simple_target_socket_tagged F B. ekc sgoi _Rc NIXS W
pc mp>simple_initiator_socket_tagged F B. mnc sgoi _Rc XE KI XW

```

```

WGc GXS ,F -

```

```

jsv, r mri h m m A4 m Rc NIXS W m/-

```

```

ekc sgoi _maAri pc mp>mtp c eki c sgoi c ekki h F B, -

```

```

ekc sgoi _maBregister_b_transport l m0* F >fc ver tsv0id -

```

```

222

```

```

m ep sm fc ver tsv, int id0 pc >pc ki ri vgc tseh* ver 0 gc m i * hi p -


```

```

222

```

Many-to-many Binding



mnoc sgoi _4a1Bfc ver tsv,222
mnoc sgoi _5a1Bfc ver tsv,222

ekic sgoi _4a1Br fc ver tsvcf ,222
ekic sgoi _5a1Br fc ver tsvcf ,222

- Multi-ports – can bind many-to-many, but incoming calls are anonymous

Multi-port Convenience Sockets

- `multi_passthrough_initiator_socket`
- `multi_passthrough_target_socket`
- Many-to-many socket bindings
- Method calls tagged with multi-port index value

Socket Summary

| class | Register callbacks? | Multi-ports? | b <-> nb conversion? | Tagged? |
|------------------------------------|---------------------|--------------|----------------------|---------|
| tlm_initiator_socket | no | yes | - | no |
| tlm_target_socket | no | yes | no | no |
| simple_initiator_socket | yes | no | - | no |
| simple_initiator_socket_tagged | yes | no | - | yes |
| simple_target_socket | yes | no | yes | no |
| simple_target_socket_tagged | yes | no | yes | yes |
| passthrough_target_socket | yes | no | no | no |
| passthrough_target_socket_tagged | yes | no | no | yes |
| multi_passthrough_initiator_socket | yes | yes | - | yes |
| multi_passthrough_target_socket | yes | yes | no | yes |



THE GENERIC PAYLOAD

- ☐ Attributes
- ☐ Memory management
- ☐ Response status
- ☐ Endianness
- ☐ Extensions

The Generic Payload

- **Typical attributes of memory-mapped busses**
 - command, address, data, byte enables, single word transfers, burst transfers, streaming, response status
- **Off-the-shelf general purpose payload**
 - for abstract bus modeling
 - *ignorable* extensions allow full interoperability
- **Used to model specific bus protocols**
 - mandatory static extensions
 - compile-time type checking to avoid incompatibility
 - low implementation cost when bridging protocols

Specific protocols can use the same generic payload machinery



Generic Payload Attributes

| Attribute | Type | Modifiable? | |
|---------------------|--------------------------|-------------------|-----------------------------------|
| Command | tlm_command | No | |
| Address | uint64 | Interconnect only | |
| Data pointer | unsigned char* | No (array – yes) | <i>Array owned by initiator</i> |
| Data length | unsigned int | No | |
| Byte enable pointer | unsigned char* | No (array – yes) | <i>Array owned by initiator</i> |
| Byte enable length | unsigned int | No | |
| Streaming width | unsigned int | No | |
| DMI hint | bool | Yes | <i>Try DMI !</i> |
| Response status | tlm_response_status | Target only | |
| Extensions | (tlm_extension_base*)[] | Yes | <i>Consider memory management</i> |

class tlm_generic_payload

```
get_payload_size() const  
t_payload
```

Not a template

3 Constructors, memory management

```
payload_size_t,  
payload_size_t, const char* q -
```

```
payload_size_t, const char* q -
```

Construct & set mm

```
mem_payload_size_t,  
size_t i, -
```

Frees all extensions

```
size_t i, -
```

```
size_t i, const char* q -
```

mm is optional

```
size_t i, -
```

```
size_t i, -
```

Incr reference count

```
size_t i, -
```

Decr reference count, 0 => free trans

```
mem_payload_size_t, -
```

```
size_t i, const char* q -
```

222

Memory Management Rules

- **b_transport** – memory managed by initiator, or reference counting (set_mm)
- **nb_transport** – reference counting only
 - Reference counting requires heap allocation
 - Transaction automatically freed when reference count == 0
 - free() can be overridden in memory manager for transactions
 - free() can be overridden for extensions
- When **b_transport** calls **nb_transport**, must add reference counting
 - Can only return when reference count == 0
- **b_transport** can check for reference counting, or assume it could be present



Command, Address and Data

ir q mcgsqqerh

XPQc IEHcGSQQERH0

XPQc[MI cGSQQERH0

XPQcMRS I cGSQQERH

Copy from target to data array

Copy from data array to target

Neither, but may use extensions

mcgsqqerh

sm

ki cgsqqerh,- gsr

i cgsqqerh, gsr

mcgsqqerh gsq qerh -

gch >> m:

sm

ki cehhv , - gsr

i cehhv , gsr

gch >> m: ehhv -

r rri h gl ev

sm

ki che ect v,- gsr

i che ect v, r

rri h gl ev he e -

Data array owned by initiator

r rri h m

sm

ki che ecprkl,- gsr

i che ecprkl, gsr

r rri h m prkl -

Number of bytes in data array

Response Status

| enum tlm_response_status | Meaning |
|--------------------------------|-------------------------------------------------|
| TLM_OK_RESPONSE | Successful |
| TLM_INCOMPLETE_RESPONSE | Transaction not delivered to target. (Default) |
| TLM_ADDRESS_ERROR_RESPONSE | Unable to act on address |
| TLM_COMMAND_ERROR_RESPONSE | Unable to execute command |
| TLM_BURST_ERROR_RESPONSE | Unable to act on data length or streaming width |
| TLM_BYTE_ENABLE_ERROR_RESPONSE | Unable to act on byte enable |
| TLM_GENERIC_ERROR_RESPONSE | Any other error |

The Standard Error Response

- A target shall either
 - Execute the command and set TLM_OK_RESPONSE
 - Set the response status attribute to an error response
 - Call the SystemC report handler and set TLM_OK_RESPONSE

- Many corner cases
 - e.g. a target that ignores the data when executing a write – OK
 - e.g. a simulation monitor that logs out-of-range addresses – OK
 - e.g. a target that cannot support byte enables - ERROR



Generic Payload Example 1

```
sm | v ehct vsj , - 3Xi i mma sv
```

```
tlm::tlm_generic_payload ver
gc m i hi p AWGc I ScXMI
```

Would usually pool transactions

```
ver 2set_command, p >>XPQc[ MI cGSQQERH -
ver 2set_data_length, -
ver 2set_byte_enable_ptr, 4 -
ver 2set_streaming_width, -
```

```
jsv, m mA4 m YRcPI RKXL m A -
m sh Am
```

```
ver 2set_address, m
ver 2set_data_ptr, , r rri h gl ev-, * sh - -
ver 2set_response_status, p >>XPQcMGSQTPI XI c I WTSRW -
```

```
mnc sgoi 1Bb_transport, ver 0hi p -
```

```
rn, ver 2get_response_status, - A4 -
WGc I TS Xcl S , &XPQ680 ver 2get_response_string, -2c v, --
222
```



Generic Payload Example 2

```
m ep sm b_transport, 3Xi eki
m >> mcki ri vgc te seh* ver 0 gcgs v >> gc m i * -
```

```
m >> m cgsq q er h gq h A ver 2get_command,-
gch >> m: ehv A ver 2get_address,-
r mri h gl ev t v A ver 2get_data_ptr,-
r mri h m p r A ver 2get_data_length,-
r mri h gl ev f A ver 2get_byte_enable_ptr,-
r mri h m m A ver 2get_streaming_width,-
```

```
m, ehv p r B q c p r k l - Check for storage overflow
ver 2set_response_status, m >> XPQcEHH I WcI S c I WTSRW -
v v
```

```
m, f - Unable to support byte enable
ver 2set_response_status, m >> XPQcF] Xi cI REFPI cI S c I WTSRW -
v v
```

```
m, m %A 4 * * m p r - Unable to support streaming
ver 2set_response_status, m >> XPQcFY WcI S c I WTSRW -
v v
```



Generic Payload Example 3

```
m ep sm b_transport, 3Xi i eki
p > pcki ri vgc te seh* ver 0 gcgs v > gc m i * -
```

22

22

```
rj, gq h AA p > XPQc[ MI cGS QQERH -
```

Execute command

```
q i q gt , * q c sveki _ehv0t v0p r -
```

```
i pi rj, gq h AA p > XPQc I EHcGS QQERH -
```

```
q i q gt , t v0* q c sveki _ehv0p r -
```

```
ver 2set_response_status, p > XPQcS Oc I WTSRW -
```

Successful completion


Byte Enables and Streaming

uint64
address

unsigned int
index

unsigned char*
data

unsigned char*
byte_enable



streaming width = 8

streaming width = 4

1-enable-per-byte

Byte enables applied repeatedly

Data interpreted using BUSWIDTH

Streaming width > 0 => wrap address

```
hi jmi XPQcF] XI cHMEFPI H 4 4
hi jmi XPQcF] XI cI REFPI H 4 jj
```



Byte Enable Example 1

3Xli mma sv

sm l v ehct vsj , -

m > mcki ri vcte psh ver
gc m i hi p

e m shc f i ci ref p c q e o A4 4444jjjj p

Uses host-endianness MSB..LSB

ver 2set_byte_enable_ptr,

v m i t v cge r mri h gl evB, * f i ci ref p c q e o - -

ver 2set_byte_enable_length, -

ver 2i cgsq q erh, m > XPQc[M cGSQQERH -

ver 2i che ec p r k l, -

22

jsv, m m A4 m YRcPI RKXL m A -

ver 2i cehv , m

ver 2i che ect v , r mri h gl ev -, * sh - -

mnc sgoi 1Bfc ver tsv, ver 0hi p -

22



Byte Enable Example 2

m ep sm fc ver tsv, p pckiri vcte seh* ver 0 gcgsi gc qi * -3Xi eki
22

r rri h gl ev f A ver 2get_byte_enable_ptr,-
r rri h m fi p A ver 2get_byte_enable_length,-

22

rj,gq h AA p XPQc[XI cGSQQRH-

rj,f -

jsv, r rri h m mA4 m p r m/-

rj, f _m) fi paAAXPQcF] XI cl REFPI H-

qc sveki _ehv/ mAAt v

i pi

qi qgt ,* qc sveki _ehv0t 0p r-

*Byte enable applied repeatedly
byt[i] corresponds to ptr[i]*

No byte enables

i pi rj,gq h AA p XPQc I EHcGSQQRH-

rj,f -

ver 2i cv tsr ic e , p XPQcF] XI cl REFPI cl S c I WTSRW -

v v p XPQcGSQTPI XI H

i pi

qi qgt ,t 0* qc sveki _ehv0p r-

*Target does not support read with
byte enables*


Endianness

- Designed to maximize simulation speed
- Words in data array are host-endian
- Effective word length $W = (\text{BUSWIDTH} + 7) / 8$
- Initiators and targets connected LSB-to-LSB, MSB-to-MSB
- Most efficient when *everything* is modeled host-endian
- Width-conversions with same endianness as host are *free*


Common transfers can use memcpy, width conversions don't modify transaction



Little-endian host



Big-endian host



Part-word Transfers

Pmp 1i rhræ l s

[A

þrk l A:

ehhv AE

he e A

| | |
|---|----|
| 5 | E |
| 6 | |
| | |
| | |
| 9 | E/ |
| : | |

Fm 1i rhræ l s

[A

þrk l A:

ehhv AE

he e A

f i i refþ A

| | |
|---|----|
| | |
| | |
| 6 | |
| 5 | E |
| | |
| | |
| : | |
| 9 | E/ |

| |
|------|
| 4 jj |
| 4 jj |
| 4 jj |
| 4 jj |
| 4 |
| 4 |
| 4 jj |
| 4 jj |

Generic Payload Extension Methods

- Generic payload has an array-of-pointers to extensions
- One pointer per extension type
- Every transaction can potentially carry every extension type
- Flexible mechanism

i q t p e i t i r e q i X B X **set_extension** , X i - *Sticky extn*

i q t p e i t i r e q i X B X **set_auto_extension** , X i - *Freed by ref counting*

i q t p e i t i r e q i X B X **get_extension** , - g s r

i q t p e i t i r e q i X B s m **clear_extension** , - *Clears pointer, not extn object*

i q t p e i t i r e q i X B s m **release_extension** , - *mm => convert to auto
no mm => free extn object*

Extension Example

```
ver q ci ir rsr > tlm_extension q ci ir rsr B
```

User-defined extension

```
q ci ir rsr, - > m, 4-
```

```
q ci ir rsrcfe i. clone, - gsr 222
```

```
m ep sm copy_from, q ci ir rsrcfe i gsr *i - 222
```

```
m m
```

Pure virtual methods

```
222
```

```
qckiri vgc te seh. ver Aqi qcq kv1Bepsg ei, -
```

```
ver 1Bacquire, -
```

Heap allocation

Reference counting

```
q ci ir rsr. i Ari q ci ir rsr
```

```
i 1Bm A5
```

```
ver 2set_extension, i -
```

```
sgoi 1Brfc ver tsvcj ,. ver 0tle i 0hi p -
```


```
ver 2release_extension q ci ir rsr B, -
```

Freed when ref count = 0

```
ver 1Brelease, -
```

Trans and extn freed

Extension Rules



- Extensions should only be used downstream of the setter
- Whoever sets the extension should clear the extension
- If not reference counting, use `set_extension` / `clear_extension`
- If reference counting, use `set_auto_extension`
- For sticky extensions, use `set_extension`
- Within `b_transport`, either check or use `set_extension` / `release_extension`

Instance-Specific Extensions

mp hi & p c m3n ergi c ti gmgci i r nr 2 &

$v g q c i r > p c m \gg$ **instance_specific_extension** $q c i r B$
 $m r q$

```

gcc -m32 -c test.c -o test.o
gcc -m32 test.o -o test
./test
get_extension, i
clear_extension, i
set_extension, i

```

*Gives unique extensions
per module instance*

THE BASE PROTOCOL

- ☐ tlm_phase
- ☐ Base protocol rules
- ☐ Base protocol phases
- ☐ Defining new protocol types

Base Protocol - Coding Styles

- **Loosely-timed is typically**
 - Blocking transport interface, forward and return path
 - 2 timing points
 - Temporal decoupling and the quantum keeper
 - Direct memory interface
- **Approximately-timed is typically**
 - Non-blocking transport interface, forward and backward paths
 - 4 phases
 - Payload event queues
- **Loosely-timed and approximately-timed are only coding styles**
- **The base protocol defines rules for phases and call order**



Base Protocol and tlm_phase

- The base protocol = tlm_generic_payload + tlm_phase
- tlm_phase has 4 phases, but can be extended to add new phases

```
ir q tlm_phase_enum YRMXPMI HcTLEW A40
FI KMc I UA50 I RHc I U0 FI KMc I WT0 I RHc I WT
```

```
gr tlm_phase
t fpg>
pctle i,-
pctle i, r rrih m m-
pctle i, gsr pctle icir q* erhvh -
pctle i* stive svA, gsr pctle icir q* erhvh -
stive sv r rrih m,- gsr
```

```
hi jmi DECLARE_EXTENDED_PHASE, reqicek-
gr pctle ic reqicek >t fpg p>pctle i
222
```



Base Protocol Rules 1


- **Base protocol phases**
 - BEGIN_REQ → END_REQ → BEGIN_RESP → END_RESP
 - Must occur in non-decreasing simulation time order
 - Only permitted one outstanding request or response per socket
 - Phase must change with each call (other than ignorable phases)
 - May complete early
- **Generic payload memory management rules**
- **Extensions must be ignorable**
- **Target is obliged to handle mixed b_transport / nb_transport**
- **Write response must come from target**



Base Protocol Rules 2

- Timing annotation on successive calls to nb_transport
 - for a given transaction, must be non-decreasing
 - for different transactions, mutual order is unconstrained
- Timing annotation on successive calls to b_transport
 - order is unconstrained (loosely-timed)
- b_transport does not interact with phases
- b_transport is re-entrant
- For a given transaction, b_transport / nb_transport must not overlap

Approximately-timed Timing Parameters



BEGIN_REQ must wait for previous END_REQ, BEGIN_RESP for END_RESP




Pre-emption and Early Completion

- Permitted phase transition sequences
 - **BEGIN_REQ**
 - **BEGIN_REQ** (\rightarrow END_REQ) \rightarrow **BEGIN_RESP**
 - **BEGIN_REQ** \rightarrow **END_REQ** \rightarrow **BEGIN_RESP**
 - **BEGIN_REQ** (\rightarrow END_REQ) \rightarrow **BEGIN_RESP** \rightarrow **END_RESP**
 - **BEGIN_REQ** \rightarrow **END_REQ** \rightarrow **BEGIN_RESP** \rightarrow **END_RESP**
- **Initiator** sends **BEGIN_REQ** and **END_RESP**
- **Target** sends **END_REQ** and **BEGIN_RESP**

Transaction completes early if nb_transport returns TLM_COMPLETED



Examples of Early Completion



Transaction Types

- Only three recommended alternatives

- Use the base protocol directly (with ignorable extensions)

Excellent interoperability

- Define a new protocol type class with a typedef for `tlm_generic_payload`

Do whatever you like with extensions

- Define a new transaction type unrelated to the generic payload

Sacrifice interoperability; you are on your own

Protocol Types Class

v g tlm_base_protocol_types

ti hi j m ckiri vcte seh
ti hi j m ctle i

tlm_payload_type
tlm_phase_type

i q t p e i t i r e q i X j T l W A m c f e i c t v s g s p e t i B
g r e t l m _ f w _ t r a n s p o r t _ i f

> t f p g m e p p c j c r s r f s g o m k c v e r t s v c r j

t i r e q i X j T l W A m c f e i c t v s g s p e t i B t l m _ p a y l o a d _ t y p e 0

t i r e q i X j T l W A m c f e i c t v s g s p e t i B t l m _ p h a s e _ t y p e B

0 t f p g m e p p c f s g o m k c v e r t s v c r j

t i r e q i X j T l W A m c f e i c t v s g s p e t i B t l m _ p a y l o a d _ t y p e B

0 t f p g m e p p c j c h n i g c q i q c r j

t i r e q i X j T l W A m c f e i c t v s g s p e t i B t l m _ p a y l o a d _ t y p e B

0 t f p g m e p p c v e r t s v c h f k c r j

t i r e q i X j T l W A m c f e i c t v s g s p e t i B t l m _ p a y l o a d _ t y p e B

i q t p e i t i r e q i X j T l W A m c f e i c t v s g s p e t i B
g r e t l m _ b w _ t r a n s p o r t _ i f

222

Defining a New Protocol Types Class

```
package svc sgoi B sgoi 5
```

1. Use *tlm_base_protocol_types*

```
vg my_protocol_types
```

2. Use new protocol based on generic payload

```
ti hij qckiri vcte seh qcte sehc ti
ti hij qctlei qctleic ti
```

```
package svc sgoi 60my_protocol_types B sgoi 6
```

```
vg custom_protocol_types
```

3. Use new protocol unrelated to generic payload

```
ti hij qcte seh qcte sehc ti
ti hij qctlei qctleic ti
```

```
package svc sgoi 60custom_protocol_types B sgoi
```

Extended Protocol Example 1

33 Y i v l h i j m i h i i r r s r g r e

v g M g v c g q h c i i r r s r : t l m : : t l m _ e x t e n s i o n M g v c g q h c i i r r s r B

m e p p c i i r r s r c f e i . c l o n e , - g s r

M g v c g q h c i i r r s r . A r i M g v c g q h c i i r r s r

1 B m g v c g q h A l m 1 B m g v c g q h

v i v r

m e p s t m c o p y _ f r o m , p c i i r r s r c f e i g s r * j v s q -

m g v c g q h A e r g c g e M g v c g q h c i i r r s r g s r * B , j v s q - 2 m g v c g q h

M g v c g q h c i i r r s r , - > m g v c g q h , j e p i -

f s s p m g v c g q h

v g i n c r _ p a y l o a d _ t y p e s

t i h i j p c i >> p c k i r i v c t e p s e h p c t e p s e h c t i

t i h i j p c i >> p c t l e i p c t l e i c t i

User-defined protocol types class using the generic payload



Extended Protocol Example 2

v g Mmasv> gcq sh p

```
pc p>>rt p cmmasvc sgoi Mmasv 60 incr_payload_types B init_socket;  
222
```

sm l v ehct vsgl , -

```
tlm::tlm_generic_payload ver  
222
```

```
Mgvcgqhci ir rsr. mgvcgqhci ir rsr Ari Mgvcgqhci ir rsr  
ver 2 set_extension, mgvcgqhci ir rsr -  
222
```

```
ver 2i cgsq qerh, p>>XPQc[ MI cGSQQERH -  
mnc sgoi 1Bfc ver tsv, ver 0hi p -  
222
```

```
ver 2i cgsq qerh, p>>XPQcMRS l cGSQQERH -  
mgvcgqhci ir rsr 1Bmgvcgqh A vi  
mnc sgoi 1Bfc ver tsv, ver 0hi p -
```


Extended Protocol Example 3

3Xli eki

mc m>mtpc eki c sgoi Qi qsv 0 60 incr_payload_types B targ_socket

m ep sm fc ver tsv, m>mpckiri vcte seh* ver 0 gcgsi>gc mi* -

m>mcgsqqerh gqh A ver 2i cgsqqerh,-

22

Mgvcgqhci ir rsr. mgvcgqhci ir rsr

ver 2get_extension(incr_cmd_extension);

rj, mgvcgqhci ir rsr 1Bmgvcgqh -

rj, gqh %A m>XPQcMRS lcGSQQERH -

ver 2i cv tsr ic e , m>XPQcKl RI Mcl S c l WTSRW -

vi v

Assume the extension exists

Detect clash with read or write

// qc sveki_ehva


22

S WGMX PQ16 24

ANALYSIS PORTS

- Analysis Interface and Ports

Analysis Ports



$v \in W \text{ f } g \text{ vfi } \triangleright g \text{ c s f r i } g \text{ } 0 \text{ } p \gg p \text{ cer ep mcrj m B}$

$W \text{ f } g \text{ vfi } v \text{ gl ev } r - > g \text{ c s f r i } g, r -$
 $m \text{ ep s m } v \text{ fi, gsr } m^* - \mathbb{N}$

Analysis port may be bound to 0, 1 or more subscribers



Analysis Interface

```

i q t p e i      t i r e q i X B
g p e  t l m _ w r i t e _ i f > t f p g m e p g c g s v i >> g c m i v j e g i
t f p g >
m e p s m w r i t e , g s r   X *   - A 4

```

"Non-negotiated"

```

i q t p e i      t i r e q i X B
g p e  t l m _ a n a l y s i s _ i f > t f p g m e p p c   v m c r j X B

```

```

g p e  t l m _ a n a l y s i s _ p o r t > t f p g g c g s v i >> g c s f r i g 0 t f p g m e p p c e r e p m c r j X B
t f p g >
s m b i n d , p c e r e p m c r j X B * c r j -
s m o p e r a t o r ( ) , p c e r e p m c r j X B * c r j -
f s s p u n b i n d , p c e r e p m c r j X B * c r j -

```

```

s m w r i t e , g s r   X *   -
j s v , m A q c m i v j e g i 2 i k m , - m A q c m i v j e g i 2 r h , -   m / -
, . m B v m ,   -

```

write() sends transaction to every subscriber



Analysis Port Example

```

v g W f gvrhi v> gcsfri g 0 tlm::tlm_analysis_if Xver B
W f gvrhi v, gsr gl ev r -> gcsfri g,r-
m ep sm write, gsr Xver * -
gs &links & 2m &r &

```

```

WGcQSHYPI ,Q-
tlm::tlm_analysis_port Xver B et

```

```

WGcGXS ,Q- >et,&et &
WGcXL I EH,X-

```

```

sm X,-
Xver A ===
et write, -

```

```

WGcQSHYPI ,Xst-

```

```

Q. q

```

```

W f gvrhi v f gvrhi v5

```

```

W f gvrhi v f gvrhi v6

```

```

WGcGXS ,Xst-

```

```

q Ari Q,&q &

```

```

f gvrhi v5 Ari W f gvrhi v,& f gvrhi v5&

```

```

f gvrhi v6 Ari W f gvrhi v,& f gvrhi v6&

```

```

q 1Bet bind, . f gvrhi v5 -

```

```

q 1Bet bind, . f gvrhi v6 -

```

Subscriber implements analysis interface, analysis port bound to subscriber



Summary: Key Features of TLM-2

- Transport interfaces with timing annotation and phases
- DMI and debug interfaces
- Loosely-timed coding style and temporal decoupling for simulation speed
- Approximately-timed coding style for timing accuracy
- Sockets for convenience and strong connection checking
- Generic payload for memory-mapped bus modeling
- Base protocol for interoperability between TL- models
- Extensions for flexibility of modeling





For further information visit
www.systemc.org