

## UVM-SystemC Randomization - Updates from the SystemC Verification Working Group

Thilo Voertler, COSEDA Technologies GmbH
Dragos Dospinescu, AMIQ
Martin Barnasconi, NXP Semiconductors
Stephan Gerth, Bosch Sensortec GmbH





#### Overview

Introduction and current VWG activities

Randomization for UVM-SystemC

Functional Coverage

Summary and Outlook






# Introduction and current VWG activities

Martin Barnasconi / Stephan Gerth



# DESIGN AND VERIFICATION For System C Folks: What is UVM?

- Methodology to create modular, scalable, configurable and reusable testbenches
  - Reuse Verification IP with standardized interfaces
- Standard defined as class library providing a set of built-in features dedicated to verification
  - E.g., phasing, component overriding (factory), configuration, score-boarding, reporting, etc.
- Verification environment supporting Coverage
   Driven Verification
  - Using constrained random stimulus generation, independent result checking and coverage collection






**VIRTUAL | MARCH 1-4, 2021** 



#### Why UVM in SystemC/C++?

- Growing need for a standardized system-level verification methodology
  - Support inclusion of embedded software
  - Early V&V in a **standardized way** ("Shift Left")
- Reuse of tests and test bench IP in the verification and validation phases
  - V&V intent exchangeable when using
     SystemC/C++ as base language
  - Support methodologies such as Hybrid prototyping, Hardware-in-the-Loop (HiL) simulation and Rapid Control Prototyping (RCP)








#### **UVM-SystemC Principles**

- Comply with UVM-SystemVerilog (IEEE 1800.2) Standardized API
  - Identical class definitions, methods and other definitions in the LRM
  - Very limited API changes to address SystemC/C++ reserved keywords
- Comply with SystemC standard and execution semantics
  - Follow SystemC-defined TLM1 and TLM2 communication mechanism
  - SystemC modules capture testbench hierarchy, test sequences as transient objects
- UVM-SystemC Reference implementation based on C++11
  - Compatible with most EDA vendor solutions and flows
  - Limited use of add-on libraries to keep dependencies low



## DESIGN AND VERIFICATION OF LEVEL V&V Ecosystem CONFERENCE AND EXHIBITION

- SystemC-centric V&V ecosystem is evolving
  - Constrained Randomization (CRAVE)
  - Functional Coverage (FC4SC)
  - SystemC Assertions (SCA) early development
- UVM-SystemC as "unification layer" supporting various V&V methodologies
  - Consolidated and consistent methodology
  - Supported by a standardized API and reference implementations maintained by Accellera and its members





ED STATES

**VIRTUAL | MARCH 1-4, 2021** 


## DESIGN AND VERIFICATION Multi-Language Verification Support

 UVM-SystemC is an integral part of the Accellera Multi Language Verification (MLV) Standard under development

UNITED STATES
VIRTUAL | MARCH 1-4, 2021

SYSTEMS INITIATIVE

- Enabling creation of "best of all worlds" verification environments
- Standard not restricted to UVM in SystemVerilog, SystemC or e, integration of other languages such as Matlab or Python is considered
- More details on Multi-Language Verification in DVCon US 2021 Short Workshop (March 1st 11:30 PST)





SYSTEMS INITIATIVE

## UVM-SystemC Standardization Developments

- First version released in 2016
  - Standardized the foundational elements such as verification components, factory, configuration database, sequences
- Three beta versions released between 2017-2020
  - Incremental additions such as register classes, data access policy classes, core-services, class defaults, etc.
  - Improved code scalability to address more complex verification scenario's
- Outlook 2021 and beyond
  - Finalize register classes and backdoor access concepts
  - Seamless inclusion of constraints and functional coverage capabilities
    - CRAVE and FC4SC remain available as separate library



Thilo Vörtler, Daniel Große, Muhammad Hassan





- UVM-SystemC library has no randomization features as randomization is not part of the UVM standard → Randomzation part of SystemVerilog
- SystemC currently has no support for randomization within the core language → Additional libraries requires
- CRAVE library has been donated to Accellera Uni Bremen, DFKI GmbH, Johannes Kepler University Linz
- Last year randomization adaption layer for UVM-SystemC was released






- Constrained Random Verification Environment
- Syntax and semantics closely followed SystemVerilog IEEE 1800 std
- Random objects
- Random variables
- Support for C++ and bitlevel SystemC datatypes
- Hard/soft constraints
- Efficient constraint solvers
- MIT license











- CRAVE Syntax is similar to SystemVerilog,
- Can be used without UVM

```
class item;
  rand int v;
  constraint c { v < 10; }
endclass</pre>
SystemVerilog syntax
```


```
class item : public crv_sequence_item {
    crv_variable<int> v; //Random Variable
    crv_constraint c { v() < 10 }; //Constraint
    item(crv_object_name) {}
};</pre>
```





#### **UBUS** Example

- Ubus example in current UVM-SystemC Beta
  - simple non-multiplexed
  - Synchronous
  - no pipelining
  - Address bus: 16 bit wide
  - Data bus: 8 bit wide
- UVM example provided in the UVM Users Guide (http://accellera.org/downloads/standards/uvm)
- N number of Masters & Slaves supported
- Version supporting randomization using CRAVE available







#### UBUS Example (sequence\_item)

#### UNITED STATES

```
VIRTUAL
```

SYSTEMS INITIATIVE

```
class ubus transfer extends uvm sequence item;
  rand bit [15:0]
                             addr;
  rand ubus rw enum
                             read write;
  rand int unsigned
                             size;
  rand bit [7:0]
                             data[];
  rand bit [3:0]
                            wait state[];
  rand int unsigned
                             error pos;
                             transmit delay = 0;
  rand int unsigned
  constraint c read write {
    read write inside { READ, WRITE };
  constraint c size {
    size inside {1,2,4,8};
  constraint c data wait size {
    data.size() == size;
    wait state.size() == size;
  constraint c transmit delay {
    transmit delay <= 10 ;</pre>
                             System Verilog 1
```

```
class ubus transfer : public
uvm randomized sequence item {
public:
  crv variable<ubus rw enum> read_write;
  crv variable<sc bv<16>> addr;
  crv variable<unsigned> size;
  crv vector<sc bv<8>> data;
  crv vector<sc bv<4>> wait state;
  crv variable<unsigned> error pos;
  crv variable<unsigned> transmit delay;
  crv constraint c read write {inside(read write(),
    std::set<ubus rw enum> {
      ubus rw enum::READ, ubus rw enum::WRITE
    })};
  crv constraint c size {inside(size(),
    std::set<int> { 1, 2, 4, 8 }
  ) } ;
  crv constraint c data wait size {
    data().size() == size(),
    wait state().size() == size()
  crv constraint c transmit delay {
    transmit delay() <= 10;</pre>
 };
                                              SystemC
```



#### UBUS Example (uvm\_sequence)

UNITED STATES

```
VIRTUAL | MARCH 1-4, 2
```

```
class write_double_word_seq extends ubus_base_sequence;
...
  rand bit [15:0] start_addr;
  rand bit [7:0] data0; rand bit [7:0] data1; rand bit [7:0] data2;
  rand bit [7:0] data3; rand bit [7:0] data4; rand bit [7:0] data5;
  rand bit [7:0] data6; rand bit [7:0] data7;
  rand int unsigned transmit_del = 0;
  constraint transmit_del_ct { (transmit_del <= 10); }
  virtual task body();
  ...
  SystemVerilog</pre>
```






SYSTEMS INITIATIVE

#### Randomzation of DUTs


- Randomization can be used also during set up of the DUT
- Possible to modify DUT before instantiation using constraints
- UVM-SystemC allows access to SystemC phases from a UVM test





#### Randomizing SystemC AMS DUTs

Simple example: Setting stuck faults in ADC behavioral model



- Set one output bit of adc output to "1"  $\rightarrow$  Stuck at fault
- Several bits can be also set to "1"
- Modification of DUT just from UVM test possible






#### Randomizing SystemC AMS DUTs

#### **UNITED STATES**

VIRT<u>UAL | MARCH 1-4, 2021</u>

```
void top test base::build phase(uvm::uvm phase& phase) {
// connect to SystemC DUT error location probe
dut connector<int> stuck bit int;
stuck_bit_int.bind("*i_conv_tdf2de1.tdf_i");
// define bit error functor to model fault
auto stuck at 1 error =
[&](int error_mask, double time, const int& oldval) {
return int{error mask | oldval};
};
rand one hot rand bits;
rand_bits.randomize();
auto error class = std::bind(stuck at 1 error, rand bits.bits,
std::placeholders:: 1, std::placeholders:: 2);
stuck_bit_int.change_dynamic(error_class);
m top env = top env::type id::create("m top env", this);
```

```
struct rand_one_hot : public crave::crv_sequence_item {
  crave::crv_variable<unsigned int > bits;
  crave::crv_constraint c_one_hot{ "c_one_hot" };
  rand_one_hot( crave::crv_object_name = "rand_one_hot") {
  c_one_hot = {crave::onehot(bits()) && (bits() < (1<<12)) };
  }
};</pre>
```



Random stuck at 1 error (bit 5)





- Standardization efforts:
  - Write standard document
  - Adapt implementation to use existing SystemC concepts (sc\_object, sc\_any\_value)
  - Check with Portable Stimulus Group constraint syntax definition

- Randomization Proof of concept Implementation
  - License cleanup (done)
  - Adapt syntax according to standard
  - Update build System





### Functional Coverage

Dragos Dospinescu





#### Agenda

- The FC4SC library & its features
- Coverage model
- Runtime data introspection
- Output database generation
- Next steps & work in progress





SYSTEMS INITIATIVE

#### The FC4SC library & its features

- Pure C++11 based, header-only, no dependency on other libraries
  - FC4SC core library (AMIQ) + improvements and new features (NVIDIA)
- Complete coverage model (based on SystemVerilog)
  - Define coverage model, collect coverage data
  - Hierarchy & scoping support
  - Separation between the coverage model and data
  - Dynamic model creation (built at runtime)
- On-the-fly coverage data introspection via visitor pattern
- UCIS-DB output interoperable with commercial tools



#### Coverage model: basic structure

#### The model is based on SV:

- covergroups
- coverpoints
- crosses
- bins
- Type & instance
- Options
- Sample function for collecting data
- Conditional expression for sampling



```
class cvg ex: public fc4sc::covergroup {
public:
  int data, dir;
  CG CONS(cvg ex){/*constructor*/}
  COVERPOINT(int, data cp, data) {
   bin<int>("zero", 0),
   bin<int>("positive", 1, 2, 3)
  };
  COVERPOINT(int, dir cp, dir) {
   bin<int>("write", 1),
   bin<int>("read", 0)
  auto dir x data = cross<int,int>(
  "dir x data", &dir cp, &data cp);
};
cvg ex cg;
cg.dir = 0; cg.data = 3;
cg.sample();
```



#### Coverage model: scoping

- Hierarchical coverage model representation
  - Type & instance
  - Similar to scopes in SV (packages, modules etc.)
  - Parent -> child hierarchy
- In code:
  - Extend from fc4sc::scope
  - Declare the scope via the macro call SCOPE\_DECL
  - Use CG\_SCOPED\_CONS in the covergroup

```
class cov model : public fc4sc::scope {
  SCOPE DECL(cov model)
  class cvg ex : public fc4sc::covergroup {
    // declaration scope: cov model::cvg ex
    CG SCOPED CONS(cvg ex, cov model) { }
class main : public fc4sc::scope {
  SCOPE DECL (main)
  // creation scope: main.cg
  cvg ex cg;
  // scope assigned later, at instantiation
};
```





#### Coverage model: context

 Each coverage model sits in a context

 Separates coverage models instantiated in the same simulation

FC4SC creates a default context –
 no need to explicitly define one

```
class cov model : public fc4sc::scope { // ...
};
int main(char* argv[], int argc) {
  auto ctx1, ctx2;
  ctx1 = fc4sc::global::create new context();
  ctx2 = fc4sc::global::create new context();
  cov model m1("model1", __FILE__, __LINE__, ctx1);
  cov model m2("model2", FILE _ , _ LINE _ , ctx2);
  // run simulation and sample covergroups ...
  fc4sc::global::delete context(cntxt1);
  fc4sc::global::delete context(cntxt2);
```





### Coverage model: dynamic models (1)

- Coverage model defined during runtime
- Create a dynamic\_covergroup\_factory object
- Insert coverpoints (or crosses) & bins dynamically





### Coverage model: dynamic models (2)

- Instantiate a dynamic covergroup
- Bind sample function and condition

```
// Dynamic Instantiation
int v1, v2;
fc4sc::dynamic_covergroup inst(dynamic_cvg_fac,"inst",__FILE__,__LINE__);
cvp_sum.bind_sample(inst, v1, v2);
cvp_sum.bind_condition(inst, v2);
// sample
v1 = 0; v2 = 1;
inst.sample();
```





#### Runtime data introspection

- Coverage data != coverage model
  - fc4sc::bin -> model -> User defined lifetime
  - fc4sc::bin\_data\_model -> data -> context defined lifetime
- Visitors visit the internal data representation

```
class visitor : public fc4sc_visitor {
   // virtual functions inherited from fc4sc_visitor
   void visit(fc4sc::cvg_base_data_model& base);
   void visit(fc4sc::coverpoint_base_data_model& base);
   void visit(fc4sc::cross_base_data_model& base);
   void visit(fc4sc::bin_base_data_model& base);
};
```





#### Output database generation

- Output = UCIS DB (XML)
- xml\_printer::coverage\_save
  - Visitor
  - Name argument
  - (Optional) Context argument
- Context isolated
- Can be called at any point during runtime

```
int main(char* argv[], int argc) {
  auto ctx1, ctx2;
  ctx1 = fc4sc::global::create new context();
  ctx2 = fc4sc::global::create new context();
  // create covergroups ...
  // run simulation and sample covergroups ...
  xml printer::coverage save("ctx1.xml", ctx1);
  xml printer::coverage save("ctx2.xml", ctx2);
  fc4sc::global::delete context(cntxt1);
  fc4sc::global::delete context(cntxt2);
```





#### Next steps & work in progress

- Standardize the API
- Create better documentation
- Implement missing cross functionality
- Decouple coverage implementation from declaration (user)
- Work on an official release





### Summary and Outlook

Stephan Gerth





#### Summary and Outlook

- UVM-SystemC 1.0-beta4 release
  - Few register related blocking items
- CRAVE integration layer for UVM-SystemC released
  - Standardization documentation efforts in progress
  - Donation process of CRAVE to Accellera kicked-off
- Functional Coverage w/ FC4SC
  - AMIQ's functional coverage implementation (FC4SC) part of Accellera
  - API standardization for functional coverage major upcoming topic
- Input and support from interested parties welcome!





#### Summary and Outlook

- References
  - SystemC Verification Working Group
    - <a href="https://www.accellera.org/activities/working-groups/systemc-verification">https://www.accellera.org/activities/working-groups/systemc-verification</a>
  - UVM-SystemC
    - https://accellera.org/images/downloads/drafts-review/uvm-systemc-1.0-beta3.tar.gz
  - FC4SC
    - https://github.com/amiq-consulting/fc4sc
  - CRAVE
    - http://www.systemc-verification.org/crave

