

# ARQUITECTURA MIPS EN VHDL

Arquitectura de Computadoras

Esaú Acosta Lara 2153036850





#### **INTRODUCCIÓN**

John L. Hennessy, junto con su equipo, en la Universidad de Stanford comenzó a trabajar en lo que es el primer procesador MIPS. El concepto básico era para aumentar el rendimiento mediante el uso de tuberías de instrucciones profundas. Canalización como "la ciencia básica" era muy conocida antes, pero no se convirtió en su potencial máximo. Las CPU se construyen a partir de una serie de subunidades dedicadas como decodificadores de instrucciones, ALU, unidades de carga / almacenamiento, etc. En un diseño no optimizado tradicional, una instrucción particular en una secuencia del programa debe estar listo antes de la próxima puede ser emitida para su ejecución, en una arquitectura segmentada, las instrucciones sucesivas son posibles suponer en la ejecución.

Un aspecto importante del diseño de MIPS era para adaptarse a cada sub-fase, cuentos como memoria caché de acceso, de todas las instrucciones en un ciclo, eliminación de esta herramienta para cualquier necesidad de enclavamiento, y que permitía un solo ciclo de rendimiento.

En otros aspectos el diseño MIPS fue en gran medida un típico diseño RISC. Para guardar los bits de la palabra de instrucción, diseños RISC reducir el número de instrucciones para codificar. El diseño MIPS usa 6 bits de la palabra de 32 bits para el código de operación básico, y el resto puede contener una dirección de salto solo 26 bits o puede tener hasta cuatro campos de 5 bits que especifica hasta tres registros además de un valor de cambio combinado con otros 6 bits de código de operación; Otro formato, entre varios, específico dos registros combinados con un valor inmediato de 16 bits, etc. Esto permite que esta CPU para cargar hasta la instrucción y los datos que se necesitan en un solo ciclo, mientras que no lo sea RISC, tales como el MOS Technology 6502, por ejemplo, requiere ciclos separados para cargar el código de operación y los datos. Esta fue una de las mejoras de rendimiento importante que RISC ofrece. Sin embargo, los diseños modernos de no-RISC logran esta velocidad por otros medios

MIPS (microprocesador sin etapas de interconexión de tuberías; microprocesador sin bloqueos en las etapas de segmentación) es una arquitectura diseñada para optimizar la segmentación en unidades de control y para facilitar la generación automática de código máquina por parte de los compiladores. Existen múltiples revisiones del conjunto de instrucciones MIPS:








Versión	Ancho de los registros	Procesadores	Comentarios
MIPS I	32	R2000, R3000	Versión comercial del procesador MIPS de la Universidad de Stanford
MIPS II	32	R6000	Base del estándar MIPS32
MIPS III	64	R4000	Primera arquitectura MIPS de 64 bits
MIPS IV	64	R5000, R10000	Actualización menor de MIPS III
MIPS V	64	-	Base del estándar MIPS64

Implementaciones MIPS se usa principalmente en sistemas embebidos, cuentos como dispositivos de Windows CE, enrutadores, puertas de enlace y consolas de videojuegos como Sony PlayStation 2 y PlayStation Portable. Hasta finales de 2006, también se usa en muchos de los productos informáticos de SGI. Implementaciones MIPS también se utilizaron por Digital Equipment Corporation, NEC, Pyramid Technology, Siemens Nixdorf, Tandem Computers y otros durante los años 1980 y 1990. Entre mediados y finales de 1990, se estima que uno de cada tres microprocesadores RISC fue fue una implementación MIPS.

#### **ESTRUCTURA**









#### **INSTRUCCIONES**

Tipo R

(shamt: shift amount en instrucciones de desplazamiento)

Cod. Op.	Registro	Registro	Registro		Funct
	fuente 1	fuente 2	destino		
XXXXXX	rs	rt	rd	shamt	funct
6	5	5	5	5	6
31-26	25-21	20-16	15-11	10-6	5-0

Tipo I

(carga o almacenamiento, ramificación condicional, operaciones con inmediatos)

Cod. Op.	Registro base	Registro destino	Registro destino	Desplazamiento
XXXXXX	rs	rt	rd	Offset
6	5	5	5	16
31-26	25-21	20-16	15-11	15-0

• Tipo J

(salto incondicional)

Cod. Op.	Dirección destino	
XXXXXX	target	
6	26	
31-26	20-16	

#### **REGISTROS**

Nombre Registro	Número	Uso
zero	0	Constante 0
at	1	Reservado para el assembler
v0	2	Para evaluación de expresiones y retorno de
v1	3	resultados de la función
a0	4	Argumento1
a1	5	Argumento 2
a2	6	Argumento 3
a3	7	Argumento 4
t0	8	Temporal (no se preserva a través de los
		llamados)
t1	9	Temporal (no se preserva a través de los
		llamados)







ai tiempo		
t2	10	Temporal (no se preserva a través de los llamados)
t3	11	Temporal (no se preserva a través de los llamados)
t4	12	Temporal (no se preserva a través de los llamados)
t5	13	Temporal (no se preserva a través de los llamados)
t6	14	Temporal (no se preserva a través de los llamados)
t7	15	Temporal (no se preserva a través de los llamados)
s0	16	Temporal que debe preservarse entre llamados a funciones
s1	17	Temporal que debe preservarse entre llamados a funciones
s2	18	Temporal que debe preservarse entre llamados a funciones
s3	19	Temporal que debe preservarse entre llamados a funciones
s4	20	Temporal que debe preservarse entre llamados a funciones
s5	21	Temporal que debe preservarse entre llamados a funciones
s6	22	Temporal que debe preservarse entre llamados a funciones
s7	23	Temporal que debe preservarse entre llamados a funciones
t8	24	Temporal (no se preserva a través de los llamados)
t9	25	Temporal (no se preserva a través de los llamados)
k0	26	Reservado para el núcleo del sistema operativo
k1	27	Reservado para el núcleo del sistema operativo
gp	28	Puntero al área global de datos
sp	29	Puntero al tope de la pila. Stack pointer
fp	30	Puntero a zona de variables en la pila. Frame pointer
ra	31	Dirección de retorno (usado en invocaciones a funciones)







#### **DESARROLLO**

#### Control\_alu.vhd

library IEEE; use IEEE.STD LOGIC 1164.all; entity control\_alu is port( ALUOp: in std\_logic\_vector(1 downto 0); FuncCode: in std\_logic\_vector(5 downto 0); ALUCtl: out std\_logic\_vector(3 downto 0) ); end control\_alu; architecture estructural of control\_alu is begin  $ALUCtl \le "0010"$  when ALUOp(1) ='0' and ALUOp(0) = '0' else "0110" when ALUOp(1) = '0' and ALUOp(0) = '1' else "0010" when ALUOp(1) = '1' and ALUOp(0) = '0' and FuncCode(3) = '0'and FuncCode(2) = '0' and

FuncCode(1) = '0' and FuncCode(0) = '0' else "0110" when ALUOp(1) = '1' and FuncCode(3) = '0' and FuncCode(2) = '0' and FuncCode(1) = '1' and FuncCode(0) = '0' else "0000" when ALUOp(1) = '1' and ALUOp(0) = '0' and FuncCode(3) = '0'and FuncCode(2) = '1' and FuncCode(1) = '0' and FuncCode(0) = '0' else "0001" when ALUOp(1) = '1' and ALUOp(0) = '0' and FuncCode(3) = '0'and FuncCode(2) = '1' and FuncCode(1) = '0' and FuncCode(0) = '1' else "0111" when ALUOp(1) = '1' and FuncCode(3) = '1' and FuncCode(2) = '0' and FuncCode(1) = '1' and FuncCode(0) = '0';end estructural;

#### Control\_unit.vhd

--Unidad de control MIPS
library IEEE;
use IEEE.STD\_LOGIC\_1164.all;
entity control\_unit is
 port(
 op : in std\_logic\_vector(5 downto
0);
 RegDst:out std\_logic;
 ALUSrc:out std\_logic;

downto 0);
begin
ctrl\_word <= "100100010" when
op = "000000" else --instrucciones
Type-R
"011110000" when op =
"100011" else --lw :0x23

"X1X001000" when op = "101011" else --sw :0x2B







Casa abierta al tiempo

```
MemToReg:out std_logic;
                                                      "X0X000101" when op =
     RegWrite: out std logic:
                                         "000100" else --beg :0x04
     MemRead, MemWrite, Branch:
                                                      "00000000":
out std logic;
                                              RegDst \leftarrow ctrl word(8);
     ALUOp: out std_logic_vector(1
                                              ALUSrc <= ctrl_word(7);
                                              MemToReg <= ctrl word(6);
downto 0)
                                              RegWrite <= ctrl_word(5);
  );
                                              MemRead <= ctrl_word(4);
end control unit;
                                              MemWrite <= ctrl word(3);
                                              Branch <= ctrl_word(2);
architecture Estructura of control_unit
                                              ALUOp <= ctrl_word(1 downto 0);
is
  signal ctrl_word: std_logic_vector(8
                                         end Estructura;
```

#### Register\_File.vhd

```
LIBRARY IEEE;
                                          x"00000000",
USE IEEE.STD_LOGIC_1164.ALL;
                                          x"00000000",
USE IEEE.NUMERIC_STD.ALL;
                                          x"00000000".
entity Register File is
                                          x"00000000"
  port (RegWrite:in std_logic; --señal
                                          x"00000000".
de control
                                          x"00000000".
  RR1: in std logic vector (4 downto
                                          x"00000000".
0); --numero de registro 1
                                          x"00000000",
  RR2: in std_logic_vector (4 downto
                                          x"00000000".
0); --numero de registro 2
                                          x"00000000".
  Write Register: in std logic vector
                                          x"00000000".
(4 downto 0);
                                          x"00000000".
  Write_Data: in std_logic_vector (31
                                          x"00000000".
downto 0); --En el anterior numero
                                          x"00000000".
guardar los 8 bytes de esta entrada
                                          x"00000000".
  RD1: out std_logic_vector (31
                                          x"00000000".
downto 0); --Salida de 32 bits.
                                          x"00000000".
  RD2: out std_logic_vector (31
                                          x"00000000".
downto 0)); --Salida de 32 bits.
                                          x"00000000".
end Register File:
                                          x"00000000"
                                          );
architecture Behavioral of
                                        begin
Register_File is
  TYPE memoria IS ARRAY (0 TO
                                        RD1<=data mem(to integer(unsigned(
31) OF std_logic_vector(31 downto 0);
                                        RR1)));
  signal data mem:memoria:=(
  x"00000000",
```







```
Casa abierta al tiempo
               x"00000000",
               x"00000000".
                                                     RD2<=data_mem(to_integer(unsigned(
               x"00000000".
                                                     RR2)));
               x"00000000",
               x"00000000",
                                                     process(RegWrite)
               x"00000000",
                                                       begin
               x"00000000",
                                                         if (RegWrite='1') then
               x"00000000".
               x"00000000",
                                                     data mem(to integer(unsigned(Write
                                                     Register)))<=Write_Data;
               x"00000000".
               x"00000000",
                                                         end if;
                                                       end process;
                                                     end Behavioral;
```

#### Registrer\_File\_v2.vhd

```
std_logic_vector(31 downto 0);
library ieee;
use ieee.std logic 1164.all;
                                               reset: in std logic
entity Register_File is
                                            end component re hab buff;
                                           end structural;
  port (
     clk: in std_logic;
     reset: in std_logic;
                                            signal decoderRW_d_data:
     RegWrite:in std_logic; --señal de
                                         std_logic_vector(31 downto 0);
                                            signal decoderA_d_data:
control
                                         std_logic_vector(31 downto 0);
     RR1: in std logic vector (4
downto 0); --numero de registro 1
                                            signal decoderB_d_data:
     RR2: in std logic vector (4
                                         std logic vector(31 downto 0);
downto 0); --numero de registro 2
     Write Register: in
                                           begin
std_logic_vector (4 downto 0);
                                            decoderRW: dec5a32
     Write_Data: in std_logic_vector
                                             port map(
(31 downto 0); --En el anterior numero
                                               a => Write_Register,
guardar los 8 bytes de esta entrada
                                               d => decoderRW d data,
     RD1: out std_logic_vector (31
                                               e => RegWrite
downto 0); --Salida de 32 bits.
                                             );
     RD2: out std_logic_vector (31
                                            decoderA: dec5a32
downto 0)); --Salida de 32 bits
                                             port map(
 end Register_File;
                                               a \Rightarrow RR1,
                                               d => decoderA d data,
                                               e => '1'
```







```
Casa abierta al tiempo

architecture structural of Register_File is

component dec5a32
```

```
decoderB: dec5a32
                                            port map(
                                              a \Rightarrow RR2
   port (
                                              d => decoderB_d_data,
                                              e => '1'
    a: in std logic vector(4 downto
0);
                                            );
     e: in std_logic;
    d: out std_logic_vector(31 downto
                                           alus: for i in 0 to 31 generate
0)
                                              regis0 31: re hab buff port
   );
  end component dec5a32;
                                         map(
                                                data_in => Write_Data,
  component re_hab_buff
                                                eBusA => decoderA d data(i),
                                                eBusB => decoderB_d_data(i),
  port(
                                                e => decoderRW d data(i),
     data in: in std logic vector(31
downto 0);
                                                clk => clk,
    eBusA: in std_logic;
                                                dataBusA_out => RD1,
    eBusB: in std logic;
                                                dataBusB out => RD2,
     e: in std_logic;
                                                reset => reset
    clk: in std logic;
                                              );
     dataBusA_out: out
std_logic_vector(31 downto 0);
                                           end generate;
    dataBusB out: out
```

#### Data\_memory.vhd

```
library ieee;
                                              memDatos(to integer(unsigned(
                                        address))+2) <= datain(15 downto 8);
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
                                              memDatos(to_integer(unsigned(
                                        address))+3) <= datain(7 downto 0);
entity data memory is
                                                           end if:
 port(
  clk, MemRead, MemWrite: in
                                                     end if:
std logic;
                                         end process;
  address: in std_logic_vector(31
                                         --Asynchronous reading
downto 0);
                                         dataout(31 downto 24) <=
  datain: in std logic vector(31
                                        memDatos(to_integer(unsigned(addres
downto 0);
  dataout : out std logic vector(31
                                        s)))
downto 0)
                                                        when MemRead = '1'
                                        else (others => 'Z');
 );
end data_memory;
```







```
dataout(23 downto 16) <=
                                       memDatos(to integer(unsigned(addres
architecture behavioral of
data_memory is
                                       s))+1)
      type tipoRAM is array(0 to 255)
                                                       when MemRead = '1'
of std_logic_vector(7 downto 0);
                                       else (others => 'Z');
 signal memDatos: tipoRAM;
                                        dataout(15 downto 8) <=
                                       memDatos(to_integer(unsigned(addres
begin
      process(clk)
                                       s))+2)
                                                       when MemRead = '1'
 begin
            if rising_edge(clk) then
                                       else (others => 'Z');
                   if MemWrite = '1'
                                        dataout(7 downto 0) <=
                                       memDatos(to integer(unsigned(addres
then
      memDatos(to_integer(unsigned(
                                       s))+3)
address))) <= datain(31 downto 24);
                                                       when MemRead = '1'
                                       else (others => 'Z');
      memDatos(to_integer(unsigned(
address))+1) <= datain(23 downto 16);
                                       end behavioral:
```

#### Instruction\_memory.vhd

```
library ieee;
                                          dec line(7) or dec line(11) or
use ieee.std logic 1164.all;
                                                        dec line(12) or
                                          dec line(16);
entity instruction_memory is
                                           instruction(16) <= dec_line(0) or
 port (
                                          dec_line(2) or
  addr: in std logic vector(31 downto
                                                        dec_line(3) or dec_line(5)
                                          or dec line(7) or
                                                        dec_line(8) or dec_line(9)
  instruction: out std_logic_vector(31
                                          or dec line(13) or dec line(16);
downto 0)
                                           instruction(15) <= dec_line(2) or
 );
                                          dec line(10) or dec line(11) or
end instruction memory;
                                                        dec line(15);
architecture structural of
                                           instruction(14) <= dec_line(3) or
                                          dec_line(5) or dec_line(7) or
instruction_memory is
                                          dec line(8) or
 component dec5a32
                                                        dec_line(10) or
                                          dec_line(12) or dec_line(13) or
  port (
    a: in std_logic_vector(4 downto 0);
                                                        dec_line(15);
    e: in std logic;
                                           instruction(13) <= dec line(10) or
    d: out std_logic_vector(31 downto
                                          dec_line(15);
                                           instruction(12) <= dec line(2) or
0)
                                          dec_line(7) or dec_line(10) or
```







Casa abierta al tiempo

```
end component dec5a32;
                                                        dec line(11) or
                                           dec line(12) or dec line(15);
 signal dec_line: std_logic_vector(31
                                            instruction(11) <= dec_line(2) or
downto 0):
                                           dec line(5) or dec line(8) or
                                                        dec_line(9) or
                                           dec line(10) or dec line(11) or
begin
                                                        dec_line(14) or
 decoder5x32_u: dec5a32 port map(
                                           dec_line(15);
  a => addr(6 downto 2),
                                            instruction(10) <= dec_line(10) or
  d => dec_line,
                                           dec_line(15);
  e=> '1'
                                            instruction(9) <= dec line(10) or
                                           dec line(15);
 );
                                            instruction(8) <= dec_line(10) or
--TODO: Make the generation of
                                           dec line(15);
decoder lines automatically
                                            instruction(7) <= dec_line(10) or
                                           dec line(15);
 instruction(31) <= dec line(0) or
                                            instruction(6) <= dec line(10) or
dec_line(1) or dec_line(16);
                                           dec_line(15);
 instruction(30) \le '0';
                                            instruction(5) <= dec line(2) or
 instruction(29) <= dec_line(16);</pre>
                                           dec_line(3) or dec_line(5) or
 instruction(28) <= dec line(4) or
                                                        dec line(7) or dec line(8)
dec_line(6) or dec_line(10) or
                                           or dec line(9) or
             dec_line(15);
                                                        dec line(10) or
 instruction(27) <= dec_line(0) or
                                           dec_line(11) or dec_line(12) or
dec line(1) or dec line(16);
                                                        dec line(13) or
 instruction(26) <= dec_line(0) or
                                           dec_line(14) or dec_line(15);
dec line(1) or dec line(16);
                                            instruction(4) <= dec_line(10) or
 instruction(25) <= dec_line(14);</pre>
                                           dec_line(15);
 instruction(24) <= dec line(7) or
                                            instruction(3) <= dec line(4) or
dec_line(8) or dec_line(9) or
                                           dec_line(9) or
             dec line(13);
                                                        dec line(10) or
 instruction(23) <= '0';
                                           dec_line(14) or dec_line(16);
                                            instruction( 2) <= dec_line(1) or</pre>
 instruction(22) <= dec line(7) or
                                           dec_line(2) or dec_line(3) or
dec line(14);
                                                        dec_line(5) or
 instruction(21) <= dec_line(8) or
dec_line(10) or dec_line(15);
                                           dec_line(10) or dec_line(11) or
                                                        dec line(12) or
 instruction(20) <= dec_line(0) or
                                           dec_line(15);
dec line(1) or dec line(2) or
                                            instruction(1) <= dec_line(6) or
             dec_line(3) or dec_line(5)
                                           dec_line(9) or dec_line(14);
or dec line(7) or dec line(8) or
                                            instruction(0) <= dec line(2) or
dec_line(13) or dec_line(16);
                                           dec_line(3) or dec_line(4) or
 instruction(19) <= dec_line(9) or
                                           dec_line(5) or
dec_line(11) or dec_line(12) or
                                                        dec_line(11) or
             dec line(14);
                                           dec line(15):
```





instruction(18) <= '0'; instruction(17) <= dec line(1) or

end structural; -- structural

#### alu32bits.vhd

library IEEE; use IEEE.std\_logic\_1164.ALL; use ieee.numeric std.all; entity alu32bits is port( entrada1:in std\_logic\_vector(31 downto 0); entrada2:in std\_logic\_vector(31 downto 0); control:in std\_logic\_vector (3 downto 0); result: out std\_logic\_vector(31 downto 0): zero:out std logic ); end alu32bits; architecture behavioral of alu32bits is begin result<=std logic vector(signed(entrad a1)+signed(entrada2))when(control="0 010")else std logic vector(signed(entrada1)signed(entrada2))when(control="0110"

else

(entrada1) and (entrada2)when(control="0000")else (entrada1) or (entrada2)when(control="0001")else

end behavioral:

#### Processor.vhd

library ieee; signal dtadm:std\_logic\_vector(31 use ieee.std\_logic\_1164.all; downto 0);







```
Casa abierta al tiempo
entity p
port
```

```
entity processor is
                                           signal dpadm:std_logic_vector(31
  port (
                                         downto 0):
     clock: in std_logic;
                                           signal cablememread:std_logic;
     reset: in std logic
                                           signal cablememwrite:std logic;
                                           signal aluopc:std_logic_vector (1
end processor;
                                         downto 0);
                                           --signal MemRead, MemWrite:
architecture structural of processor is
                                         std_logic;
                                           --signal initial_data, data,
                                         initial_addr, address:
 component datapath is
  port (
                                         std logic vector(31 downto 0);
                                           --signal clock: std logic := '0';
   data_in: in std_logic_vector(31
                                           --signal reset: std_logic := '1';
downto 0);
   instruction: in std_logic_vector(25
                                           --signal finish flag: boolean := false;
downto 0);
   --RegDst, ALUSrc, MemToReg,
                                           --signal initial complete: boolean :=
RegWrite, PCSrc
                                         false:
   ctrlword: in std_logic_vector(4
                                           --signal instruction_addr, instruction:
                                         std logic vector(31 downto 0);
downto 0);
   alu_code: in std_logic_vector(3
                                           --RegDst, ALUSrc, MemToReg,
                                         RegWrite, MemRead, MemWrite,
downto 0);
                                         PCSrc, ALUOp1 y ALUOp0
   data_out, mem_addr: out
std_logic_vector(31 downto 0);
   instr addr: out std logic vector(31
                                           begin
downto 0):
   clock, reset: in std_logic
                                         --MemWrite <= '1' when
 end component datapath;
                                         initial_complete = false else
                                         unidadctrl dataMemo MemWrite;
                                         --MemRead <= '0' when
 component instruction_memory
                                         initial complete = false else
  port (
   addr: in std_logic_vector(31
                                         unidadctrl_dataMemo_MemRead;
                                         -- data <= initial data when
downto 0):
                                         initial complete = false else
   instruction: out std logic vector(31
                                         ruta_dataMemo_data_out;
downto 0)
                                         -- address <= initial addr when
  );
                                         initial complete = false else
 end component instruction_memory;
                                         ruta_dataMemo_addresRes;
                                         memoriainstrucciones:
 component data memory
                                         instruction_memory
  port(
   clk, MemRead, MemWrite: in
                                            port map(
std_logic;
                                              addr => direction1,
   address: in std_logic_vector(31
                                              instruction => instruccion
downto 0);
                                            );
                                            unioncondatapath: datapath
```







```
Casa abierta al tiempo
```

```
datain: in std_logic_vector(31
                                           port map(
downto 0):
                                             clock => clock,
   dataout : out std_logic_vector(31
                                             reset => reset,
downto 0)
                                             data in => salidamemo,
 );
                                             instruction =>instruccion(25
 end component data memory;
                                        downto 0),
                                             ctrlword => palabracontrol,
                                             alu code => salidaalucontrol,
 component control_unit
                                             mem_addr => dtadm,
 port (
  op: in std_logic_vector(5 downto 0);
                                             data_out => dpadm,
                                             instr addr => direccion1
  RegDst:out std logic;
  ALUSrc:out std_logic;
                                           );
  MemToReg:out std_logic;
  RegWrite: out std logic;
                                          memoriadedatos : data_memory
  MemRead, MemWrite, Branch: out
                                           port map(
                                             clk => clock.
std logic;
  ALUOp: out std_logic_vector(1
                                             --MemRead => MemRead.
downto 0)
                                             MemRead => cablememread.
                                             --MemWrite => MemWrite,
 );
                                             MemWrite => cablememwrite.
 end component control_unit;
                                             --address => address,
                                             address => dtadm.
 component control_alu
                                             --datain => data.
  port (
   ALUOp: in std_logic_vector(1
                                             datain => dpadm,
                                             dataout => salidamemo
downto 0):
     FuncCode: in std_logic_vector(5
                                           );
downto 0):
                                          unidaddecontrol: control_unit
     ALUCtl: out std_logic_vector(3
                                           port map(
                                             op => instruccion(31 downto 26),
downto 0)
                                             RegDst => palabracontrol(4),
  );
                                             ALUSrc => palabracontrol(3),
 end component control alu;
                                             MemToReg => palabracontrol(2),
                                             RegWrite => palabracontrol(1),
  signal
salidamemo:std_logic_vector(31
                                             MemRead => cablememread,
                                             MemWrite => cablememwrite,
downto 0);
                                             Branch => palabracontrol(0),
  signal
instruccion:std_logic_vector(31 downto
                                             ALUOp => aluopc(1 downto 0)
0);
                                          alucontrol: control alu
  signal
palabracontrol:std_logic_vector(4
                                           port map(
downto 0);
                                             ALUOp => aluopc,
                                             FuncCode => instruccion(5
  signal
salidaalucontrol:std_logic_vector(3
                                        downto 0),
                                             ALUCtl => salidaalucontrol
downto 0);
```





signal direccion1:std\_logic\_vector(31 downto 0);

end structural; -- structural

#### datapath.vhd

```
signal salida2r:std_logic_vector(31
library ieee;
use ieee.std_logic_1164.all;
                                         downto 0);
                                            signal se_a_sll2:std_logic_vector(31
                                         downto 0);
entity datapath is
                                            signal
  port (
     data_in: in std_logic_vector(31
                                         sll2_a_ADDALU:std_logic_vector(31
downto 0);
                                         downto 0);
     instruction: in std_logic_vector(25
                                            signal muxaalui:std_logic_vector(31
downto 0);
                                         downto 0);
                                            signal rai:std_logic_vector(31 downto
     --RegDst, ALUSrc, MemToReg,
RegWrite, Branch
                                         0);
     ctrlword: in std logic vector(4
                                            signal aluaalu:std_logic_vector(31
downto 0);
                                         downto 0):
     alu code: in std logic vector(3
                                            signal cablezero:std logic;
                                            signal addamux:std_logic_vector(31
downto 0):
     data out, mem addr: out
                                         downto 0);
std logic vector(31 downto 0);
                                            signal
     instr addr: out
                                         salidapcaux:std_logic_vector(31
std_logic_vector(31 downto 0);
                                         downto 0);
     clock, reset: in std_logic
                                            signal retorno:std_logic_vector (31
                                         downto 0);
 end datapath;
                                            signal compuertaand:std logic;
 architecture structural of datapath is
                                          begin
                                            primermux: mux5bits
  component Register File
                                             port map(
   port (
                                              entrada1 => instruction(20 downto
     clk: in std_logic;
                                         16),
     reset: in std logic;
                                              entrada2 => instruction(15 downto
     RegWrite:in std_logic; --señal de
                                         11),
                                              sel => ctrlword(4),
control
                                              salida => muxaregistro
     RR1: in std_logic_vector (4
downto 0); --numero de registro 1
     RR2: in std logic vector (4
                                            archivoderegistros: Register File
downto 0); --numero de registro 2
                                            port map(
     Write Register: in
                                              RegWrite=>ctrlword(1),
std_logic_vector (4 downto 0);
                                              RR1=> instruction (25 downto 21),
```







```
Casa abierta al tiempo
```

```
Write_Data: in std_logic_vector
                                              RR2=> instruction (20 downto 16),
(31 downto 0); --En el anterior numero
                                              Write_Register=>muxaregistro,
guardar los 8 bytes de esta entrada
                                              Write_Data=>cablememreg,
     RD1: out std logic vector (31
                                              RD1=>salida1r.
downto 0); --Salida de 32 bits.
                                              RD2=>salida2r,
     RD2: out std logic vector (31
                                              clk=>clock,
downto 0)); --Salida de 32 bits.
                                              reset=>reset
                                           );
  end component Register_File;
                                           extensordesigno:sign_ext
                                           port map(
                                              entrada16=>instruction(15 downto
  component alu32bits
                                         0),
  port(
     entrada1:in std_logic_vector(31
                                              salida32=>se_a_sll2
downto 0);
                                           );
     entrada2:in std_logic_vector(31
downto 0);
                                           shiftleft:sll2
     control:in std_logic_vector (3
                                           port map(
downto 0);
                                              entrada=>se a sll2,
     result: out std_logic_vector(31
                                              salida=>sll2 a ADDALU
downto 0);
                                           );
     zero:out std_logic
                                           muxdespuesregistro:mux32bits
  end component alu32bits;
                                           port map(
                                              entrada1=>salida2r,
                                              entrada2=>se_a_sll2,
  component mux5bits
  port(
                                              sel=>ctrlword(3),
                                              salida=>muxaalui
     entrada1: in std_logic_vector(4
downto 0);
                                           );
     entrada2: in std_logic_vector(4
downto 0);
                                           aluimportante: alu32bits
     sel: in std_logic;
                                           port map(
     salida: out std_logic_vector(4
                                              entrada1=>salida1r.
downto 0)
                                              entrada2=>muxaalui,
                                              control=>alu_code,
  end component mux5bits;
                                              result=>rai,
                                              zero=>cablezero
  component mux32bits
                                           );
  port(
     entrada1: in std_logic_vector(31
                                           muxsalidamemoria:mux32bits
                                           port map(
downto 0);
                                              entrada1=>rai,
     entrada2: in std_logic_vector(31
                                              entrada2=>data in.
downto 0);
     sel: in std_logic;
                                              sel=>ctrlword(2),
                                              salida=>cablememreg
```





```
Casa abierta al tiempo
```

```
salida: out std_logic_vector(31
                                           );
downto 0)
                                           sumador4:alu32bits port map(
  );
                                              entrada1=>x"00000004",
  end component mux32bits;
                                              entrada2=>salidapcaux,
                                              control=>"0010",
  component sll2
                                              result=>aluaalu,
  port(
     entrada: in std_logic_vector(31
                                              zero=>vacio
downto 0);
                                           );
     salida: out std_logic_vector(31
downto 0)
                                           sumadorsig:alu32bits port map(
                                              entrada1=>aluaalu,
                                              entrada2=>sll2_a_ADDALU,
  end component sll2;
                                              control=>"0010",
                                              result=>addamux,
  component sign_ext
                                              zero=>vacio
  port(
     entrada16: in std_logic_vector(15
                                           );
downto 0);
     salida32: out std_logic_vector(31
                                           muxpc: mux32bits
downto 0)
                                           port map(
                                              entrada1=>aluaalu,
  );
  end component sign_ext;
                                              entrada2=>addamux,
  component pc_aux
                                              sel=>compuertaand,
                                              salida=>retorno
  port(
     data_in: in std_logic_vector(31
                                           ):
downto 0);
     e: in std_logic;
                                           pc_pc:pc_aux
     clk: in std_logic;
                                              port map(
     data out: out std logic vector(31
                                                data in => retorno,
downto 0);
                                                e => '1',
     reset: in std_logic
                                                clk => clock,
                                                data_out => salidapcaux,
  end component pc_aux;
                                                reset => reset
                                              );
  signal vacio: std_logic;
  signal
muxaregistro:std_logic_vector(4
                                           instr_addr <= salidapcaux;</pre>
downto 0);
                                           data_out <= salida2r;
  signal
                                           mem addr <= rai;
                                           compuertaand<=ctrlword(0) and
cablememreg:std_logic_vector(31
downto 0);
                                         cablezero;
  signal salida1r:std_logic_vector(31
downto 0):
                                          end structural; -- structural
```







#### re\_hab.vhd

```
end re_hab;
        library ieee;
                                            architecture behavioral of re_hab is
use ieee.std logic 1164.all;
                                               begin
                                               process(clk)
entity re_hab is
                                               begin
  port(
                                                  if clk'event and clk='1' then
     data_in: in std_logic_vector(31
                                                    if (reset = '1')then
downto 0);
                                                      data_out <= (others => '0');
     e: in std_logic;
                                                    elsif e='1' then
     clk: in std logic;
                                                       data_out <= data_in;</pre>
     data_out: out std_logic_vector(31
                                                    end if:
downto 0);
                                                  end if;
     reset: in std_logic
                                               end process;
  );
                                            end behavioral:
```

#### re\_hab\_buff.vhd

```
library ieee;
                                               data_out: out std_logic_vector(31
use ieee.std_logic_1164.all;
                                          downto 0);
                                               reset: in std_logic
entity re_hab_buff is
  port (
                                             end component re_hab;
     data_in: in std_logic_vector(31
downto 0);
     eBusA: in std logic;
                                             signal re_buff: std_logic_vector(31
     eBusB: in std_logic;
                                          downto 0);
                                             signal busA: std_logic_vector(31
     e: in std_logic;
     clk: in std logic;
                                          downto 0);
     dataBusA_out: out
                                             signal busB: std_logic_vector(31
std logic vector(31 downto 0);
                                          downto 0);
     dataBusB_out: out
                                           begin
std_logic_vector(31 downto 0);
     reset: in std_logic
                                             regi: re_hab
                                             port map(
                                              data_in => data_in,
 end re_hab_buff;
                                              reset => reset.
```





clk => clk, e => e,

data\_out => re\_buff



```
Casa abierta al tiempo

architecture structural of re_hab_buff
is
```

```
component tri_state_buff --Buffer de tres estados
```

```
port (
    data_in: in std_logic_vector(31
downto 0);
    data_out: out std_logic_vector(31
downto 0);
    en_buff: in std_logic
    );
    end component tri_state_buff;
    component re_hab
```

```
triSateBusA: tri_state_buff
port map(
   data_in => re_buff,
   data_out => busA,
   en_buff => eBusA
);
triSateBusB: tri_state_buff
port map(
   data_in => re_buff,
   data_out => busB,
```

```
port(
    data_in: in std_logic_vector(31
downto 0);
    e: in std_logic;
    clk: in std_logic;
```

```
dataBusA_out <= busA;
dataBusB_out <= busB;
end structural; -- structural</pre>
```

en\_buff => eBusB

);

end behavioral;

#### tri\_state\_buff.vhd

```
library ieee;
use ieee.std_logic_1164.all;

entity tri_state_buff is
   port(
        data_in: in std_logic_vector(31
downto 0);
        data_out: out std_logic_vector(31
downto 0);
        en_buff: in std_logic
      );
```

```
end tri_state_buff;
architecture behavioral of tri_state_buff
is
    begin
        gen_buffer_array : for i in 0 to 31
generate
        data_out(i) <= data_in(i) when
(en_buff = '1') else 'Z';
    end generate;</pre>
```





#### **RESULTADOS**


#### Control\_alutb.vhd

```
library IEEE;
                                          FuncCode=>s_f,
use IEEE.STD_LOGIC_1164.all;
                                                 ALUCtl=>s_a);
entity control_alutb is
                                           process
end control_alutb;
                                              begin
architecture behavioral of control alutb
                                                 s ap <= "00";
                                                 s_f<="000000";
                                                 wait for 10 ns;
  component control_alu
                                                 s_f<="000001";
  port(
     ALUOp: in std_logic_vector(1
                                                 wait for 10 ns;
                                                 s_ap <= "01";
downto 0);
     FuncCode: in std_logic_vector(5
                                                 s_f<="000000";
                                                 wait for 10 ns;
downto 0);
     ALUCtl: out std_logic_vector(3
                                                 s_ap <= "10";
                                                 s_f<="100000";
downto 0)
                                                 wait for 10 ns;
  );
                                                 s_f<="100010";
  end component;
  signal s_ap: std_logic_vector(1
                                                 wait for 10 ns;
                                                 s f<="100100":
downto 0):
  signal s_f: std_logic_vector(5
                                                 wait for 10 ns;
downto 0);
                                                 s f<="100101";
 signal s_a: std_logic_vector(3
                                                 wait for 10 ns;
downto 0);
                                                 s_f<="101010";
  begin
                                                 wait for 10 ns;
     prueba: control_alu
                                                 wait:
     port map(
                                            end process;
       ALUOp=>s_ap,
                                         end behavioral:
```









#### library IEEE; begin use IEEE.STD\_LOGIC\_1164.all; ctrl: control\_unit port map( entity control unit to is $op => s_op,$ RegDst => s\_RegDst, end control\_unit\_tb; ALUSrc => s ALUSrc, MemToReg => s\_MemToReg, architecture behavioral of control\_unit\_tb is RegWrite => s\_RegWrite, MemRead => s MemRead, component control\_unit MemWrite => s\_MemWrite, port( Branch => s\_Branch, op: in std\_logic\_vector(5 downto aluop => s\_aluop 0); ); RegDst, ALUSrc, MemToReg, process RegWrite: out std\_logic; begin MemRead, MemWrite, Branch: s op <= "100011"; wait for 80 out std\_logic; ns; ALUOp: out std\_logic\_vector(1 s\_op <= "011011"; wait for 80 downto 0) ); ns;

end component;

Control\_unit\_tb.vhd








Casa abierta al tiempo

```
signal s_op: std_logic_vector(5
                                                 s_{op} \le "000100"; wait for 80
downto 0);
                                          ns:
  signal s_RegDst: std_logic;
  signal s_ALUSrc: std_logic;
                                                 s_{op} \le "000000"; wait for 80
  signal s_MemToReg: std_logic;
                                          ns;
  signal s_RegWrite: std_logic;
  signal s_MemRead: std_logic;
                                                 s_op <= "101011"; wait for 80
  signal s_MemWrite: std_logic;
                                          ns;
  signal s_Branch: std_logic;
                                                 wait;
  signal s_aluop: std_logic_vector(1
                                            end process;
downto 0);
                                          end behavioral;
```










#### tbRegister\_File.vhd

```
library IEEE;
                                       rf: Register_File
use IEEE.STD LOGIC 1164.all;
                                            port map(
                                              RegWrite=>s_RegWrite,
                                              RR1=>s RR1,
entity tbRegister File is
end tbRegister_File;
                                              RR2 = > s_RR2
                                       Write_Register=>s_Write_register,
                                              Write Data=>s Write Data,
architecture behavioral of
tbRegister_File is
                                              RD1=>s RD1,
                                              RD2=>s RD2
  component Register_File
  port(
                                            );
     RegWrite:in std_logic; --señal de
                                         process
control
                                            begin
  RR1: in std_logic_vector (4 downto
                                              s_RegWrite <= '0';
0); --numero de registro 1
                                              wait for 2 ns;
  RR2: in std_logic_vector (4 downto
                                              s_RegWrite <= '1';
0); --numero de registro 2
                                              s RR1<="01000":
  Write_Register: in std_logic_vector
                                              s RR2<="00010";
(4 downto 0):
                                              s_Write_Register<="00010";
  Write_Data: in std_logic_vector (31
downto 0); --En el anterior numero
                                       quardar los 8 bytes de esta entrada
                                       111111111111111":
  RD1: out std_logic_vector (31
                                              wait for 8 ns;
downto 0); --Salida de 32 bits.
                                              s_RegWrite<='0';
  RD2: out std logic vector (31
                                              wait for 2 ns;
downto 0)
                                              s_RegWrite <= '1';
                                              s RR1<="01000";
  );
  end component;
                                              s RR2<="00010";
  signal s_Write_Data:
                                              s_Write_Register<="01000";
std_logic_vector(31 downto 0);
  signal s_RD1: std_logic_vector(31
                                       s_Write_Data<="0000000011111111111
                                       111111111111111";
downto 0);
  signal s_RD2: std_logic_vector(31
                                              wait for 8 ns;
downto 0);
                                              wait:
begin
                                         end process;
                                       end behavioral;
```









#### Data\_memorytb.vhd s\_clk<='0': library IEEE; use IEEE.STD\_LOGIC\_1164.all; s\_addr<=x"00000000"; s\_MemRead<='0'; s di<=x"FFFFFFF; entity data memorytb is end data\_memorytb; s\_MemWrite<='1'; wait for 10 ns; architecture behavioral of s\_clk<='1'; wait for 10 ns; data\_memorytb is component data\_memory s\_clk<='0'; s\_MemRead<='1'; port( clk, MemRead, MemWrite: in s\_MemWrite<='0'; std\_logic; wait for 10 ns; address: in std\_logic\_vector(31 s\_clk<='1'; wait for 10 ns; downto 0); datain: in std\_logic\_vector(31 s\_MemRead<='0'; s clk<='0'; downto 0); dataout : out std\_logic\_vector(31 s\_MemWrite<='0'; downto 0) s\_addr<=x"00000004"; $s_di <= x''ABABABAB'';$ ); wait for 10 ns; end component; s\_clk<='1';








Casa abierta al tiempo

```
signal s_addr: std_logic_vector(31
                                                wait for 10 ns;
downto 0);
                                                s_clk<='0';
  signal s_clk: std_logic;
                                                s_MemWrite<='1';
  signal s_MemRead: std_logic;
                                                wait for 10 ns;
  signal s_MemWrite: std_logic;
                                                s_clk<='1';
  signal s_di: std_logic_vector(31
                                                wait for 10 ns;
downto 0);
                                                s_clk<='0';
  signal s_do: std_logic_vector(31
                                                s_MemWrite<='0';
                                                s_MemRead<='1';
downto 0);
                                                s_addr<=x"00000008";
                                                wait for 10 ns;
  begin
    memoria: data_memory
                                                s_clk<='1';
                                                s_MemRead<='1';
    port map(
       address => s_addr,
                                                s_addr<=x"00000000";
       clk => s_clk,
                                                wait for 10 ns;
       MemRead => s MemRead,
                                                s clk<='0';
       MemWrite => s_MemWrite,
                                                s MemRead<='1':
                                                s_addr<=x"00000004";
       datain => s_di,
                                                wait for 10 ns;
       dataout => s do
     );
  process
                                                wait;
                                           end process;
    begin
                                        end behavioral:
```










#### Instruction\_memorytb.vhd

```
library ieee;
                                         signal s_instruction:
use ieee.std logic 1164.all;
                                         std logic vector(31 downto 0);
use ieee.math_real.all;
use ieee.numeric std.all;
                                         begin
entity instruction_memorytb is
                                           rom: instruction_memory port map(
end instruction_memorytb;
                                            addr => s_addr,
                                            instruction => s_instruction
architecture mixed of
                                           );
instruction_memorytb is
                                           stimuli: process
 component instruction_memory
                                           begin
                                            for i in 0 to 31 loop
  port (
   addr: in std_logic_vector(31
                                             s addr <=
downto 0);
                                         std_logic_vector(to_unsigned(4*i,
   instruction: out std_logic_vector(31
                                         s_addr'length));
                                             wait for 1 ns;
downto 0)
  );
                                            end loop;
 end component instruction_memory;
                                            wait;
                                           end process stimuli; -- stimuli
 signal s_addr: std_logic_vector(31
                                         end mixed; -- mixed
downto 0);
```









#### Tbalu32bits.vhd library IEEE; use IEEE.STD\_LOGIC\_1164.all; entrada2=>s\_e2, control=>s\_c, entity tbalu32bits is result=>s r, end tbalu32bits; zero=>s\_z); architecture behavioral of tbalu32bits is process component alu32bits begin port( $s_e1 \le x"00000005";$ $s_e2 \le x"00000004";$ entrada1:in std\_logic\_vector(31 wait for 10 ns; downto 0); s\_c<="0111"; entrada2:in std\_logic\_vector(31 wait for 10 ns; s\_c<="0000"; downto 0); control:in std\_logic\_vector (3 downto wait for 10 ns; 0); s c <= "0001";result: out std\_logic\_vector(31 wait for 10 ns; downto 0); s\_c<="0010"; zero:out std\_logic wait for 10 ns; s\_c<="0110"; wait for 10 ns; end component;






```
signal s_e1: std_logic_vector(31 downto 0);
signal s_e2: std_logic_vector(31 downto 0);
signal s_c: std_logic_vector(3 downto 0);
signal s_r: std_logic_vector(31 downto 0):
```

downto 0);
 signal s\_z: std\_logic;

orginal o\_z. ota\_rogio

begin prueba: alu32bits port map( entrada1=>s\_e1,

```
s_e1 \le x"00000003";
       s_e2 \le x"00000004";
       wait for 10 ns;
       s_c<="0111";
       wait for 10 ns;
       s_c<="0000";
       wait for 10 ns;
       s c <= "0001";
       wait for 10 ns;
       s c<="0010";
       wait for 10 ns;
       s_c<="0110";
       wait for 10 ns;
       wait;
  end process;
end behavioral; mixed
```









# SIMULACIÓN FINAL Processor\_testbench.vhd

```
library ieee;
                                         ctrlword(3);
                                          MemRead <= '0' when
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
                                         initial complete = false else ctrlword(4);
                                          data <= initial_data when
entity processor_testbench is
                                         initial_complete = false else
end processor testbench;
                                         mem data in;
                                          address <= initial addr when
                                         initial_complete = false else
architecture structural of
                                         mem_data_addr;
processor_testbench is
 signal MemRead, MemWrite:
std logic:
                                          datapath_unit: datapath port map(
 signal initial data, data, initial addr,
                                           data in => mem data out,
address: std_logic_vector(31 downto
                                           instruction => instruction (25 downto
0):
                                         0),
 signal clock: std_logic := '0';
                                           ctrlword(4) => ctrlword(8), --RegDest
 signal reset: std_logic := '1';
                                            ctrlword(3) => ctrlword(7), --ALUSrc
                                            ctrlword(2) => ctrlword(6), --
 signal finish_flag: boolean := false;
 signal initial complete: boolean :=
                                         MemToReg
                                           ctrlword(1) => ctrlword(5), --
false;
                                         RegWrite
 signal instr_addr, instruction_addr,
                                            ctrlword(0) => ctrlword(2), --Branch
instruction: std logic vector(31 downto
                                           alu code => alu opcode,
                                           data_out => mem_data_in,
0):
                                           mem_addr => mem_data_addr,
 signal mem data out, mem data in,
                                           instr_addr => instruction_addr,
mem_data_addr: std_logic_vector(31
downto 0):
                                           clock => clock,
 --RegDst, ALUSrc, MemToReg,
                                           reset => reset
RegWrite, MemRead, MemWrite,
PCSrc, ALUOp1 y ALUOp0
 signal ctrlword: std_logic_vector(8
                                          alu control unit: control alu port
downto 0);
 signal alu opcode: std logic vector(3
                                           ALUOp => ctrlword(1 downto 0),
                                           FuncCode => instruction(5 downto
downto 0);
                                         0),
 component datapath is
                                           ALUCtl => alu_opcode
  port (
                                          );
   data_in: in std_logic_vector(31
downto 0);
                                          unidadcontrol: control_unit port map(
   instruction: in std_logic_vector(25
                                            op => instruction(31 downto 26),
                                           RegDst => ctrlword(8),
downto 0);
```





```
ALUSrc => ctrlword(7),
                                          MemToReg => ctrlword(6),
   --RegDst, ALUSrc, MemToReg,
                                          RegWrite => ctrlword(5),
RegWrite, branch
   ctrlword: in std logic vector(4
                                          MemRead => ctrlword(4),
downto 0);
                                          MemWrite => ctrlword(3),
   alu code: in std logic vector(3
                                          Branch => ctrlword(2),
                                          ALUOp => ctrlword(1 downto 0)
downto 0);
   data_out, mem_addr: out
                                         );
std_logic_vector(31 downto 0);
   instr_addr: out std_logic_vector(31
                                         instruction_memory_unit:
downto 0);
                                        instruction memory port map(
                                          addr => instruction_addr,
   clock, reset: in std_logic
                                          instruction => instruction
  );
 end component datapath;
                                         );
 component instruction memory
                                         data_memory_unit: data_memory port
  port (
                                        map(
   addr: in std_logic_vector(31
                                          clk => clock,
                                          MemRead => MemRead,
downto 0);
   instruction: out std_logic_vector(31
                                          MemWrite => MemWrite,
                                          address => address,
downto 0)
                                          datain => data.
  );
 end component instruction_memory;
                                          dataout => mem_data_out
 component data_memory
  port(
   clk, MemRead, MemWrite: in
std_logic;
                                         clk_gen: process
                                         begin
   address: in std logic vector(31
downto 0);
                                          wait for 1 ns;
   datain: in std_logic_vector(31
                                          clock <= not clock;
                                          if finish_flag = true then
downto 0);
   dataout : out std_logic_vector(31
                                           wait:
downto 0)
                                          end if:
                                         end process clk_gen; -- clk_gen
 end component data_memory;
                                         reset_p : process
 component control_unit
                                         begin
 port (
                                          wait for 4 ns;
                                          reset <= '0';
  op : in std_logic_vector(5 downto 0);
  RegDst, ALUSrc, MemToReg,
                                          wait:
RegWrite: out std_logic;
                                         end process reset_p; -- reset_p
  MemRead, MemWrite, Branch: out
std_logic;
                                         write_mem: process
                                         begin
```






Casa abierta al tiempo

```
ALUOp : out std_logic_vector(1
                                             initial_addr <= x"00000000";
                                             initial_data <= x"00000001"; -- 1
downto 0)
                                             wait for 2 ns;
 );
 end component control unit;
                                             initial addr <= x"00000004";
                                            initial_data <= x"0000000a"; -- 1
                                             wait for 2 ns;
 component control_alu
                                             initial_complete <= true;</pre>
  port (
    ALUOp: in std_logic_vector(1
                                             wait:
downto 0);
                                           end process ; -- write_mem
    FuncCode: in std_logic_vector(5
downto 0);
                                           stimuli: process
    ALUCtl: out std_logic_vector(3
                                           begin
downto 0)
                                             while initial_complete = false loop
                                              wait for 1 ns;
  );
 end component control_alu;
                                             end loop;
                                             processing: while instruction /=
                                          qool "00000000" loop
                                              wait for 1 ns;
                                             end loop; -- processing
begin
                                             finish_flag <= true;
 MemWrite <= '1' when
                                             wait;
                                           end process stimuli; -- stimuli
initial complete = false else
                                          end structural; -- structural
```









#### Conclusion

Para un programador sin mucha experiencia en lenguajes de descripción de hardware esto fue una travesia. Como se ha visto en clase la arquitectura MIPS en procesadores es ampliamente usada, mas en la década de los noventas. Su implementación en VHDL tiene su truco, como podemos observar muchos modulos están programados de manera "Behavioral" y otros "Structural" y esto tiene su razón de ser. A la hora del desarrollo y al evaluar cada modulo individualmente no tuve ningún problema, sin embargo a la hora de simular todo el procesador me enfrento a que no hay lo que tenia que hacer, las instrucciones no salían adecuadamente, dicho problema lo resolvi pero ahora me enfrente a que mi Register File no otorgaba los valores de salida, en el desarrollo se puede apreciar que hay dos Register File, el primero programado de una manera similar a la Data Memory el siguiente Register\_File\_v2 programado de una manera más estructural. Aquí entra un aprendizaje de este proyecto, el "alto nivel" en VHDL a pesar de ser muy comodo no es lo más efectivo (al menos en este proyecto) ya que al desarrollar Register\_File (y la ALU32bits) quice ahorrar tiempo programándolo de manera Funcional y no Estructural, debido a esto es que mis primeras simulaciones no prosperaron.Al investigar como hacer el Register\_File me encuentro con modelos pensados en bajo nivel asi nace Register\_File\_v2 y gracias a la implementación de este es que la simulación corre.







Sin embargo me encuentro con otro contratiempo dentro de la simulación, las direcciones que entran a addres de Data Memory estaban incorrectas a lo que la ALU otorgaba y eso lo resolvi modificando un cable mal conectado al MUX que recibe la salida del sign extender. Es asi como la simulación corre exitosamente, las instrucciones, las direcciones, entradas y salidas de diversos modulos corresponden con la instrucción entrante. En la captura de pantalla adjunte las señales de los modulos que considere más importantes en azul se encuentran las señales del data\_memory, en rojo las señales de la ALU32bits, en morado las del Register File y en amarillo las señales del PC Aux. Es importante recalcar que la ALU32bits la deje en una programación "Comportamiento" ya que hace su labor correctamente sin embargo creo que seria mejor una programación del tipo Estructural como la del Register File. En conclusión, al programar en VHDL un dispositivo como un procesador con cierta arquitectura es siempre mejor usar el modo Estructural para algunos modulos, el ganar tiempo programando el comportamiento de los modulos no es lo ideal aquí. Para finalizar aparte de la simulacion final adjunte también la simulacion de cada uno de los modulos individualmente, en el caso del Register\_File deje la primera simulacion ya que el funcionamiento del Register File v2 se veria en la simulacion del procesador completo.

