Architetture dei Sistemi di Elaborazione O2GOLOV Delivery date: October 30th 2024


Laboratory 4

Expected delivery of **lab_4.zip** must include:

- each configuration of the custom architecture (riscv_o3_custom.py) that you modify.
- This document with all the field compiled and in PDF form.

Introduction and Background

Simulating an Out-of-Order (OoO) CPU (O3CPU)



In this laboratory, you will be able to configure an OoO CPU by using a script called riscv_o3_custom.py. In a few words, the script configures an <u>Out-of-Order (O3) processor</u> based on the *DerivO3CPU*, a superscalar processor with a reduced number of features.

Pipeline

The processor pipeline stages can be summarized as:

- **Fetch stage:** instructions are fetched from the instruction cache. The fetchWidth parameter sets the number of fetched instructions. This stage does branch prediction and branch target prediction.
- **Decode stage:** This stage decodes instructions and handles the execution of unconditional branches. The decodeWidth parameter sets the maximum number of instructions processed per clock cycle.
- **Rename stage:** As suggested by the name, registers are renamed, and the instruction is pushed to the IEW (Issue/Execute/Write Back) stage. It checks that the *Instruction Queue* (**IQ**)/*Load and Store Queue* (**LSQ**) can hold the new instruction. The maximum number of instructions processed per clock cycle is set by the renameWidth parameter.




Figure 1: Understanding configurable OoO CPU parameters.

- **Dispatch stage**: instructions whose renamed operands are available are dispatched to functional units (**FU**). For loads and stores, they are dispatched to the Load/Store Queue (**LSQ**). The maximum number of instructions processed per clock cycle is set by the dispatchWidth parameter.
- **Issue stage**: The simulated processor has a single instruction queue from which all instructions are issued. Ordinarily, <u>instructions are taken in-order from this queue</u>. An instruction is issued if it does not have any dependency.
- Execute stage: the functional unit (FU) processes their instruction. Each functional unit can be configured with a different latency. Conditional branch <u>mispredictions are identified here</u>. The maximum number of instructions processed per clock cycle depends on the different functional units configured and their latencies.
- Writeback stage: it sends the result of the instruction to the reorder buffer (ROB). The maximum number of instructions processed per clock cycle is set by the wbWidth parameter.
- Commit stage: it processes the reorder buffer, freeing up reorder buffer entries. The maximum number of instructions processed per clock cycle is set by the committed parameter. Commit is done in order.

In the event of a **branch misprediction**, trap, or other speculative execution event, "squashing" can occur at all stages of this pipeline. When a pending instruction is squashed, it is removed from the instruction queues, reorder buffers, requests to the instruction cache, etc.




Figure 2: Example of a branch **misprediction** (transparent rows)

Pipeline Resources

Additionally, it has the following structures:

- Branch predictor (BP)
 - Allows for selection between several branch predictors, including a local predictor, a
 global predictor, and a tournament predictor. Also has a branch target buffer (BTB)
 and a return address stack (RAS).
- Reorder buffer (ROB)
 - o Holds instructions that have reached the back end. Handles squashing instructions and keep instructions in program order.
- Instruction queue (IQ)
 - Handles dependencies between instructions and scheduling ready instructions. Uses the **memory dependence predictor** to tell when memory operations are ready.
- Load-store queue (LSQ)
 - O Holds loads and stores that have reached the back end. It hooks up to the d-cache and initiates accesses to the memory system once memory operations have been issued and executed. Also handles forwarding from stores to loads, replaying memory operations if the memory system is blocked, and detecting memory ordering violations.
- Functional units (FU)
 - o Provides timing for instruction execution. Used to determine the latency of an instruction executing, as well as what instructions can issue each cycle.
 - **Floating point units, floating point registers,** and respective instructions are supported.

560: s561 (t0: r160): 0x00010106: fmv_w_x fa5, zero	F	Dc	Rn	1	Is	1	2	3	Cm	1	
561: s562 (t0: r161): 0x0001010a: c_addi16sp sp, -64	F	Dc	Rn	1	Is	Cm	1	2	3	4	
562: s563 (t0: r162): 0x0001010c: c_fsdsp fs0, 8(sp)	F	1	Dc	Rn	1	Is	Мс	1	2	3	4
563: s564 (t0: r163): 0x0001010e: c_fsdsp fs1, 0(sp)	F	1	Dc	Rn	1	2	3	Is	Mc	1	2

Figure 3: Pipeline example of FP instructions and FP registers

Laboratory: hands-on

All the needed resources are at a GitHub repository:

https://github.com/cad-polito-it/ase_riscv_gem5_sim

To create your simulation environment:

For HTTPS clone:

~/my_gem5Dir\$ git clone https://github.com/cad-polito-it/ase riscv gem5 sim.git

For SSH:

~/my_gem5Dir\$ git clone git@github.com:cad-polito-it/ase riscv gem5 sim.git

The environment is configured to be executed on the LABINF MACHINES.

Follow the HOWTO instructions available on the GitHub Repository for simulating a program.

Exercise 1:

Simulate the benchmark $my_c_benchmark_2$ (main.c) by using the gem5 simulator to obtain the trace.out file. Then, you can visualize the pipeline (i.e., load the trace.out file on Konata).

Based on the CPU architecture described in <code>riscv_o3_custom.py</code>, visualize the Konata's pipeline to find out the conditions:

- 1. Out-of-order execution (issue), in-order commit (commit)
- 2. Two commits in the same clock cycle
- 3. Flush of the pipeline.

For every condition, fill the following tables.

Condition	Out-of-order execution, in-order commit
Screenshot from Konata	128: s186 (t0: r88): 0x00000340: fld fa5, 0(a5) 129: s187 (t0: r89): 0x00000344: fsub_d fa4, fa5 130: s188 (t0: r90): 0x00000348: lw a5, -1560(s0) F DC Rn 1 Is Cm 1 Mc 1 130: s180 (t0: r90): 0x00000348: lw a5, -1560(s0) F 1 DC Rn 1 Is Cm 1 Mc 1 2 3 4
Explain the reason behind the condition	In this scenario, the instruction at line 130 executes out-of-order because the previous instruction at line 129 is stalled, waiting for the value in register "fa5". Although line 130 is ready to execute and does so out of order, both instructions (line 129 and line 130) will commit in program order. This is because the instruction at line 130 cannot commit before line 129, ensuring that the program's sequential integrity is preserved despite the out-of-order execution.
Briefly explain the advantages of the OoO execution in a CPU	 Performance Optimization: OoO execution allows the CPU to execute instructions that are ready, even if earlier instructions are waiting on resources. This maximizes resource usage and reduces idle time, leading to higher performance. Reduced Pipeline Stalls: Since instructions can be processed as soon as resources are available, OoO execution minimizes pipeline stalls, keeping the pipeline running smoothly and enhancing instruction throughput.
Condition	Two or more commits in the same clock cycle

Screenshot from Konata	38: s96 (t0: r21): 0x000001e4: sllw a5, a4, a5 66 67 39: s97 (t0: r22): 0x000001e8: addiw a5, a5, 0 63 64 40: s98 (t0: r23): 0x000001e0: fcvt_d_w fa5, a5 59 66 41: s99 (t0: r24): 0x000001f0: fmul_d fa5, fa4, fa5 61 62 42: s100 (t0: r25): 0x000001f4: fsd fa5, -1568(s0) 61 62	70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87
Explain the reason behind the condition	commit a maximum of two instructions of to see more than two commits will commit frequently is expected throughput. This behavior highlights the speculation in managing dependenced predict branches and execute insoutput dependencies (write-after This mechanism prevents one in instructions, enabling higher the	width is set to 2, meaning the processor can ructions per clock cycle. This setting ensures can be finalized in one cycle, it is not feasible thin the same cycle. Consequently, seeing two d and aligns with the pipeline's designed efficiency of Tomasulo's algorithm with dencies. With speculation, the processor can structions out of order, effectively bypassing rewrite hazards) by using register renaming, astruction's output from blocking subsequent roughput and efficient resource use in the sence of speculative execution and branch
Briefly explain the Commit functioning	The commit stage in a CPU pipe instructions. Although instruction are finalized in program order.	line is responsible for finalizing the results of as may be executed out of order, their results. This maintains the appearance of sequential ring that the CPU's state reflects the correct
Condition	Flush of the pipeline	
Screenshot from Konata	191: s249 (t0: r117): 0x000001b4: bne a5, zero, 88 192: s250 (t0: r118): 0x000001b8: lw a5, -1560(s0) 193: s251 (t0: r119): 0x000001bc: addiw a5, a5, 0 194: s252 (t0: r120): 0x000001c4: addi a4, a4, 1 195: s253 (t0: r121): 0x000001c4: addi a4, a4, 0 196: s254 (t0: r122): 0x000001c4: addi a5, a5, 3 197: s255 (t0: r123): 0x000001c4: add a5, a4, a5 198: s256 (t0: r124): 0x000001c1 fld fa4, 0(a5) 199: s257 (t0: r125): 0x000001d4: lw a5, -1556(s0) 200: s258 (t0: r126): 0x000001d2: addiw a4, a5, 0 201: s259 (t0: r127): 0x000001d2: lw a5, -1560(s0) 202: s260 (t0: r128): 0x000001e4: addiw a5, a5, 0 203: s261 (t0: r129): 0x000001e4: sldw a5, a4, a5	F Dc Rn 1 2 3 4 Ds 1 2 3 4 5 6 Is Cm 1 2 F 1 2 3 4 5 Dc Rn 1 Is Cm F 1 2 3 4 5 Dc Rn 1 2 3 4 5 6 7 8 Is F 1 2 3 4 Dc Rn 1 2 3 4 5 6 7 8 Is F 1 2 3 4 Dc Rn F 1 2 3 4 5 6 7 8 9 10 11 12 13 Dc Rn F 1 2 3 4 5 6 7 8 9 10 11 12 13 Dc Rn F F F F F F F F F F F F F F F F F F F
	204: \$262 (t0: r130): 0x00000108: addiw a5, a5, 0 205: \$263 (t0: r131): 0x00000160: fcvt_d_w fa5, a5 206: \$264 (t0: r132): 0x000001f0: fmul_d fa5, fa4, fa 207: \$265 (t0: r133): 0x000001f0: fmul_d fa5, fa4, fa 207: \$265 (t0: r134): 0x000001f0: fmul_d fa5, fa5, fa5 209: \$266 (t0: r134): 0x000001f0: fcvt_w_d a5, a5, fa5 210: \$268 (t0: r136): 0x00000200: addiw a5, a5, 0 211: \$269 (t0: r137): 0x00000204: sw a5, -1556(s0) 212: \$270 (t0: r138): 0x00000200: addiw a5, a5, 0 213: \$271 (t0: r139): 0x00000250: w a5, -1560(s0) 214: \$272 (t0: r140): 0x00000260: addiw a5, a5, 0 215: \$273 (t0: r141): 0x00000260: addiw a4, a4, 0 217: \$275 (t0: r144): 0x00000260: addi a4, a4, 0 217: \$275 (t0: r144): 0x00000260: slli a5, a5, 3 218: \$276 (t0: r144): 0x00000270: add a5, a4, a5	F F F F F F F F F F F F F F F F F F F

Explain the reason behind the condition

In this architecture, branch prediction and branch target prediction are used to allow speculative execution of instructions following a branch. This speculative execution improves performance by keeping the pipeline busy, even when the outcome of a branch is not yet known.

However, if a branch misprediction occurs, like in this case, (or if an exception or trap arises), the speculatively executed instructions that followed the branch are invalid. To correct this, the pipeline must be flushed, or "squashed," which involves discarding these instructions. This means they are removed from instruction queues, reorder buffers, and cache requests, and the pipeline restarts from the correct instruction path. This process ensures that only valid instructions are committed, maintaining program correctness despite speculation.

Exercise 2:

Given your benchmark (main.c in my_c_benchmark_2), optimize the CPU architecture (i.e., modify the riscv_o3_custom.py file) and write down the improvements in terms of CPI and speedup.

o To optimize the CPU architecture, open the configuration file of the CPU (i.e., the riscv o3 custom.py), and tune specific hardware-related parameters.

You have to change specific values in **one or more** stages of the pipeline:

- o # FETCH STAGE
 - Tune parameters such as the fetchWidht, fetchBuffersize and so on, and see the effects on your system.
- # DECODE STAGE
- o # RENAME STAGE
 - Try changing some values, <u>but don't touch the "Phys" ones.</u>
- o # DISPATCH/ISSUE STAGE
- # EXECUTE STAGE
 - Here you can optimize the Functional units of your CPU like the INT ALU, the FP ALU, the FP Multiplier/Divider and so on.
 - Tune the number of units (count) that you have in the system, as well as their latency (opLat) to see how this affects the execution of your program.
- You can create a different branch predictor. They are defined in create predictor.py)
- O You can also try to change the parameters of the L1 Cache. Look for the "class L1Cache" in the riscv_o3_custom.py file. The L1 cache, also referred to as the primary cache, is the smallest and fastest level of memory. It is located directly on the processor, and it is used to store frequently accessed data by the CPU. In this way, the CPU saves time with respect to the normal access to the main memory.

<u>HINT:</u> To implement the best hardware optimization, and understand how to change the parameters, the best option consists in analysing the *stats.txt* file (in ase_riscv_gem5_sim/results/my_c_benchmark_2).

Find information regarding the workload profiling. In other words, look for lines such as "system.cpu.commitStats0.committedInstType::IntAlu", and the following ones to

Fill the following Tables with the CPI that you obtain with the old and the new architectures. Compute also the equivalent speedup that you obtain.

HINT: You can get the CPI and other useful information from the stats.txt file.

Parameters	Configuration 1	Configuration 2	Configuration 3	Configuration 4	Configuration 5
First changed paramenter	the_cpu.deco deWidth = 4	the_cpu.fetch Width = 8	All conf 2 params	All conf 2 params	All conf 4 params
Second changed paramenter		the_cpu.fetchB ufferSize = 32	11i_size="64kB	All FP opLat = 2	OpDesc(op Class="Int Mult", opLat=3, pipelined= True),
Third changed paramenter		the_cpu.decode Width = 8	lli_assoc=16		OpDesc(op Class="Int Div", opLat=4, pipelined= True)
Fourth changed paramenter			l1d_size="64k B"		,
Fifth changed paramenter			11d_assoc=16		

Original CPI (no hardware optimization):

	Configuratio	Configuration	Configuration	Configuration	Configuration
	n 1	2	3	4	5
CPI	2.159332	2.102977	2.102977	2.077996	2.062745
Speedup (wrt	2.20 /	2.20 / 2.102977	2.20 / 2.102977	2.20 / 2.077996	2.20 / 2.062745
Original CPI)	2.159332 =	= 1.04614	= 1.04614	= 1.05871	= 1.06654
	1.01883				

Which is the best optimization in terms of CPI and speedup, why?

Your answer:			

The best optimization in terms of CPI and speedup is indeed the fifth, as it builds upon all previous optimizations, resulting in the most comprehensive improvement. By incrementally applying each optimization, the fifth configuration achieves the highest overall performance, benefiting from cumulative enhancements across various components of the pipeline.
However, when considering each optimization individually, the fourth optimization stands out as the most effective. This is because it specifically targets the floating-point (FP) unit, which plays a significant role in the benchmark program. Optimizing the FP unit leads to a notable improvement in CPI and speedup, as the benchmark relies heavily on floating-point operations.
On the other hand, the third optimization, which involves increasing cache size, shows no speedup over the second optimization. This is likely because the benchmark program doesn't experience significant cache misses or does not benefit from a larger cache, making this change less impactful for optimization.