AArchitetture dei Sistemi di Elaborazione

Delivery date: 12 November 2024

Laboratory 6

Expected delivery of lab_06.zip must include:

- Solutions of the exercises 1, 2, 3
- this document compiled possibly in pdf format.

Starting from the ASM_template project (available on Portale della Didattica), solve the following exercises.



- 1) Write a program using the ARM assembly that performs the following operations:
 - a. Initialize registers *R1*, *R2*, and *R3* to random signed values.
 - b. Subtract R2 to R1 (R2 R1) and store the result in R4.
 - c. Sum R2 to R3 (R2 + R3) and store the result in R5.

Using the debug log window, change the values of the written program in order to set the following flags to 1, one at a time and when possible:

- carry
- overflow
- negative
- zero

Report the selected values in the table below:

	Hexadecimal representation of the obtained values				
Updated flag	R2 – R1		R2 + R3		
	R2	R1	R2	R3	
Carry = 1	2	1	2	FFFFFFF	
Carry = 0	1	2	1	1	
Overflow	7FFFFFFF	FFFFFFF	7FFFFFF	1	
Negative	1	2	FFFFFFF	FFFFFFF	
Zero	1	1	1	FFFFFFF	

Please explain the cases where it is **not** possible to force a **single** FLAG condition: In ARM architecture, when an overflow occurs, the negative flag will also be set if the result is negative after accounting for the overflow. This typically happens in signed arithmetic operations, where an overflow can cause the result to wrap around and appear as a large negative number.

- 2) Write a program that performs the following operations:
 - a. Initialize registers *R6* and *R7* to random signed values.
 - b. Compare the two registers:
 - If they differ, store in register R8 the maximum among R6 and R7.

• Otherwise, perform a logical right shift of 1 on R6 (is it equivalent to what?), then subtract this valBue from R7 and store the result in R4 (i.e., R4 = R7 - (R6 >> 1)).

Considering a CPU clock frequency (clk) of 16 MHz, report the number of clock cycles (cc) and the simulation time in milliseconds (ms) in the following table:

	R6 == R7 [cc]	R6 == R7 [ms]	R6 != R7 [cc]	R6 != R7 [ms]
Program 3	15	0.00092	19	0.00117

Note: you can change the CPU clock frequency by following the brief guide at the end of the document.

3) Write a program that calculates the leading zeros of a variable. Leading zeros are calculated by counting the zeros starting from the most significant bit and stopping at the first 1 encountered: for example, there are five leading zeros in 2_00000101. The variable to be checked is in *R10*. After counting, if the number of leading zeros is odd, subtract *R11* from *R12*. If the number of leading zeros is even, add *R11* to *R12*. In both cases, the result is placed in *R4*.

Implement ASM code that does the following:

- a. Determine whether the number of leading zeros of *R1* is odd or even (with conditional/test instructions!).
- b. The value of R4 is then calculated as follows:
 - If the leading zeros are even, R4 is the sum of R11 and R12.
 - Otherwise, *R4* is the subtraction of *R11* and *R12*.
- a) Assuming a 15 MHz clk, report the code size and execution time in the following table:

	Execution time			
Code size	[replace this with the proper			
[Bytes]	time measurement unit]			
	If the leading zeroes are even	Otherwise		
26 bytes	0.00092 ms	0.00092 ms		

- 4) Create two optimized versions of program 3 (where possible!)
 - a. Using conditional execution.
 - b. Using conditional execution in IT block.

Report and compare the execution Time

		Execution time [replace this with the proper	
Program	Code size [Bytes]	time measurement unit]	
_		If the leading zeroes	Otherwise
		are even	
Program 3	26 bytes	0.00092 ms	0.00092 ms
(baseline)			
Program 3.a	26 bytes	0.00092 ms	0.00092 ms
Program 3.b	26 bytes	0.00092 ms	0.00092 ms


ANY USEFUL COMMENT YOU WOULD LIKE TO ADD ABOUT YOUR SOLUTION: In the baseline program for version 3, I included the IT conditional execution instruction. Consequently, both versions 3 and 3.b contain the same code. For version 3.b, I attempted to remove the ITE instruction; however, upon reviewing the disassembled output, I observed that the compiler reintroduced the ITE instruction automatically. As a result, versions 3, 3.a, and 3.b effectively execute the same code, with no functional differences.

How to set the CPU clock frequency in Keil

1) Launch the debug mode and activate the command console.



2) A window will appear:



You can type *xtal* to check its value. To change its value, make a routine assignment, i.e., *xtal=frequency*, keeping in mind that frequency is in Hz must be entered. To set a frequency of 15 MHz, you must write as follows: *xtal=15000000*.