

**BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE PILANI,  
K.K. BIRLA GOA CAMPUS  
II SEMESTER 2011-2012**

**Advanced Computer Organization (CS C342)**

**Lab 4: Memory**

Design the following layout of memory with address space 4 and addressability 3 using the following modules :

1. D\_FF(d\_1b, q\_1b, Write\_1b, clk);
2. Mux4to1(Din0\_1b,D in1\_1b, Din2\_1b, Din3\_1b, Dout\_1b,Addr\_2b );
3. Mux2to1(Dout\_3b, Zero\_3b,Qout\_3b,Read\_1b);
4. Decoder2to4(Addr\_2b,Loc\_4b);
5. Memory(Din\_3b,Addr\_2b,WE\_1b,Read\_1b,Qout\_3b,clk);

