


**BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE PILANI,  
K.K. BIRLA GOA CAMPUS  
II SEMESTER 2011-2012**


**Advanced Computer Organization (CS C342)**

**Lab 5:Cache Memory**

Implement LRU Square Matrix algorithm for a 4 – way set associative cache as shown below:



The connections for DFF in the above diagram are as below:



Use the following modules for implementing LRU Square Matrix replacement circuit :

1. D\_FF(Rst\_1b, Set\_1b, Q\_1b, Clk);
2. Mux2to1(Muxin0\_2b, Muxin1\_2b, Muxout\_2b, Hit\_1b);
3. Decoder2to4(DecIn\_2b, DecOut\_4b);
4. CacheMemory (Reset\_1b, Memin\_4b, Memout0\_4b, Memout1\_4b , Memout2\_4b , Memout3\_4b , Clk);
5. PrioEnco(Ein0\_4b, Ein1\_4b, Ein2\_4b, Ein3\_4b, Eout\_2b);
6. LRU(Reset\_1b, Hit\_1b, Lineindex\_2b, Nextindex\_2b, Clk);