

THE IMAGINATION UNIVERSITY PROGRAMME

RVfpga Lab 1 Creating a Vivado Project



1. INTRODUCTION

In order to work with and modify RVfpga, you will need to build a project that includes all of the Verilog, SystemVerilog, header, configuration, and text files that define the system. In this lab, we show how to create a Vivado project that targets RVfpga to Digilent's Nexys A7 FPGA board, -100T version. (Remember that if you have a Nexys4 DDR board already, you can also use that as well.) By following these same steps, you will be able to modify the RVfpga core or system and resynthesize it.

IMPORTANT: Before starting RVfpga Labs, you must have already completed the RVfpga Getting Started Guide provided by the Imagination University Programme (https://university.imgtec.com/).

For example, if you have not already, install Xilinx's Vivado and Verilator following the instructions in the RVfpga Getting Started Guide. Also, make sure that you have copied the *RVfpga* folder that you downloaded from Imagination's University Programme to your machine. We will refer to the absolute path of the directory where you place folder RVfpga as [*RVfpgaPath*]. The RVfpga/src folder contains the Verilog and SystemVerilog sources for RVfpga, the RISC-V SoC that we will use and modify throughout the labs. The RVfpga/Labs folder contains some programs that you will use during Labs 1 to 10.

2. Creating a Vivado Project for RVfpga

You will use Xilinx's Vivado Design Suite¹ to build the RVfpga system using the RTL, the Verilog files that define the system. Follow these steps, detailed below, to build the RVfpga system and target it to a Nexys A7 FPGA board.

- Step 1. Open Vivado
- Step 2. Create a new RTL project
- Step 3. Add the RTL source files and the constraint files
- Step 4. Select Nexys A7 as target board
- Step 5. Set rvfpga as Top Module and common_defines.vh as global
- Step 6. Generate Bitstream

Step 1. Open Vivado

If you did not install Vivado on your machine as described in the RVfpga Getting Started Guide, do so now. Be sure to install the board files as well.

Now, run Vivado (in **Linux**, open a terminal and type: vivado; in **Windows**, open Vivado from the Start menu). The Vivado welcome screen will open. Click on Create Project (see Figure 1).

¹ In these materials we use Vivado 2019.2. Although most things should also work in more recent Vivado distributions, we highly recommend the use of this version.






Figure 1. Vivado welcome screen: Create Project

Step 2. Create a new RTL project

The Create a New Vivado Project Wizard will now open (see Figure 2). Click Next.




Figure 2. Create a New Vivado Project Wizard

Call the Project name Project1 and place it in the [RVfpgaPath]/RVfpga/Labs/Lab1 folder. Then click Next (see Figure 3).






Figure 3. Project Name

Select the project type as RTL Project, and click Next (see Figure 4).




Figure 4. RTL Project

Step 3. Add the RTL source files and the constraint files

In the Add Sources window, click on Add Directories, and select [RVfpgaPath]/RVfpga/src (see Figure 5). Make sure both of the following options are selected (as shown in Figure 5):

- Scan and add RTL include files into project
- · Add sources from subdirectories

Then click Next.






Figure 5. Add Sources

You will now add the constraints for the system. These files map the signal names to the pins on the board. For example, the LEDs on the Nexys A7 FPGA board are connected to FPGA pins on the board through traces in the PCB. Vivado must know this so that it maps the correct signal name in the RTL to the correct FPGA pin. For example, the following line in the [RVfpgaPath]/RVfpga/src/rvfpga.xdc file, a Xilinx design constraints file, indicates that FPGA pin H17 maps to the least significant LED (o_led[0]) and that it uses LVCMOS 3.3V signalling:

Note that the signal name o_led is the name used in RVfpga's Verilog code to drive the Nexys A7 board's LEDs.

In the Add Constraints window, click on Add Files and select the following two files (see Figure 6):

[RVfpgaPath]/RVfpga/src/rvfpga.xdc [RVfpgaPath]/RVfpga/src/litedram.xdc

Then click Next.






Figure 6. Add Constraints

Step 4. Select Nexys A7 as target board

In the Default Part window, click on Boards and then select Nexys A7-100T (see Figure 7). You may use the Search box to narrow down the results. You will also notice that the name of the actual target FPGA is listed in the Part column: xc7a100tcsg324-1. This indicates that it is a Xilinx Artix-7 FPGA with 100k equivalent gates with a CSG (chip-scale grid) package and 324 pins.

Click Next.




Figure 7. Select target board: Nexys A7-100T



In the New Project Summary window, click Finish (see Figure 8).




Figure 8. New Project Summary Window

Note that once the project completes being set up, it will indicate that files exist with Syntax Errors – this will be fixed in the next step.

Step 5. Set rvfpga as Top Module and common_defines.vh as global

The project will initialize. You will now set the rvfpga module as the top module. In the Sources pane, scroll down under Design Sources, right-click on the rvfpga module, and select Set as Top (see Figure 9). You can also find the rvfpga module by typing this name in the search box, as shown. This sets rvfpga as the highest-level module in the hierarchy and the target to be synthesized and implemented onto the FPGA. After setting rvfpga as the top module, the hierarchy will update.






Figure 9. Set rvfpga as top module

Now, still in the Sources pane under Design Sources, expand the Non-modules file group and click on common_defines.vh. The properties of the file will then open in the Source File Properties pane, just below the Sources pane. Click on Global Include to tick that box (see Figure 10). The hierarchy will now update and include that file in Design Sources/Global Include. Note that the Syntax Error Files will disappear in a future step.






Figure 10. Set common defines.vh as a Global include file

Step 6. Generate Bitstream

Now Click on Flow \rightarrow Generate Bitstream as shown in Figure 11. A window might pop up that says there are no implementation results available and ask to launch synthesis and implementation (see Figure 12). Click Yes. Then click OK in the Launch Runs window (see Figure 13). This step synthesizes RVfpga (as defined by the Verilog and SystemVerilog files in the project), maps it onto the FPGA, and creates the bitstream. This process typically takes 20-50 minutes, depending on the speed of your computer.






Figure 11. Generate Bitstream




Figure 12. Launch synthesis and implementation window






Figure 13. Launch Runs

After the bitstream has been generated, a window will pop up as shown in Figure 14. Click on the \times button in the top-right corner to close the window.




Figure 14. Bitstream Generation Completed

Now that you have built the RVfpga system yourself, you will be able to rebuild RVfpga after you make modifications to it in Labs 6-10. For now, you will begin using the RVfpga system you just built to download and run programs on it using PlatformIO.

It is recommended that you use PlatformIO to download RVfpga onto the Nexys A7 board. This method was described in Section 6.A of the RVfpga Getting Started Guide (GSG) in detail. As also described in the GSG for the different examples (6.B to 6.H), after downloading the RVfpga system onto the FPGA on the Nexys A7 board, you will use PlatformIO to download and run/debug programs on RVfpga.

You can also use Verilator, an HDL simulator, to simulate programs running on RVfpga, as described in Section 7 of the RVfpga Getting Started Guide. These RTL-level simulations allow you to view low-level hardware signals as the software program runs. We will rely on Verilator heavily in Labs 6-10 as you extend RVfpga and test and debug your changes.