



THE IMAGINATION UNIVERSITY PROGRAMME

RVfpga Lab 0

Overview of RVfpga Labs

Acknowledgements

AUTHORS

Prof. Sarah Harris
Prof. Daniel Chaver

ADVISER

Prof. David Patterson

CONTRIBUTORS

Robert Owen
[Zubair Kakakhel](#)
[Olof Kindgren](#)
Prof. Luis Piñuel
[Ivan Kravets](#)
[Valerii Koval](#)
Ted Marena
Prof. Roy Kravitz

ASSOCIATES

Prof. Daniel León	Prof. Christian Tenllado	Gage Elerding
Prof. José Ignacio Gómez	Prof. Francisco Tirado	Prof. Brian Cruickshank
Prof. Katzalin Olcoz	Prof. Román Hermida	Deepen Parmar
Prof. Alberto del Barrio	Cathal McCabe	Thong Doan
Prof. Fernando Castro	Dan Hugo	Oliver Rew
Prof. Manuel Prieto	Braden Harwood	Niko Nikolay
Prof. Ataur Patwary	Prof. David Burnett	Guanyang He

Sponsors and Supporters



AUTHORS

- Prof. Sarah Harris (<https://www.linkedin.com/in/sarah-harris-12720697/>)
- Prof. Daniel Chaver (<https://www.linkedin.com/in/daniel-chaver-a5056a156/>)

ADVISER

- Prof. David Patterson (<https://www.linkedin.com/in/dave-patterson-408225/>)

CONTRIBUTORS

- Robert Owen (<https://www.linkedin.com/in/robert-owen-4335931/>)
- Zubair Kakakhel (<https://www.linkedin.com/in/zubairlk/>)
- Olof Kindgren (<https://www.linkedin.com/in/olofkindgren/>)
- Prof. Luis Piñuel (<https://www.linkedin.com/in/lpinuel/>)
- Ivan Kravets (<https://www.linkedin.com/in/ivankravets/>)
- Valerii Koval (<https://www.linkedin.com/in/valeros/>)
- Ted Marena (<https://www.linkedin.com/in/tedmarena/>)
- Prof. Roy Kravitz (<https://www.linkedin.com/in/roy-kravitz-4725963/>)

ASSOCIATES

- Prof. Daniel León (www.linkedin.com/in/danileon-ufv)
- Prof. José Ignacio Gómez (<https://www.linkedin.com/in/jos%C3%A9-ignacio-gomez-182b981/>)
- Prof. Katzalin Olcoz (<https://www.linkedin.com/in/katzalin-olcoz-herrero-5724b0200/>)
- Prof. Alberto del Barrio (<https://www.linkedin.com/in/alberto-antonio-del-barrio-garc%C3%ADa-1a85586a/>)
- Prof. Fernando Castro (<https://www.linkedin.com/in/fernando-castro-5993103a/>)
- Prof. Manuel Prieto (<https://www.linkedin.com/in/manuel-prieto-matias-02470b8b/>)
- Prof. Christian Tenllado (<https://www.linkedin.com/in/christian-tenllado-31578659/>)
- Prof. Francisco Tirado (<https://www.linkedin.com/in/francisco-tirado-fern%C3%A1ndez-40a45570/>)
- Prof. Román Hermida (<https://www.linkedin.com/in/roman-hermida-correa-a4175645/>)
- Cathal McCabe (<https://www.linkedin.com/in/cathalmccabe/>)
- Dan Hugo (<https://www.linkedin.com/in/danhugo/>)
- Braden Harwood (<https://www.linkedin.com/in/braden-harwood/>)
- David Burnett (<https://www.linkedin.com/in/david-burnett-3b03778/>)
- Gage Elerding (<https://www.linkedin.com/in/gage-elerding-052b16106/>)
- Brian Cruickshank (<https://www.linkedin.com/in/bcruiksh/>)
- Deepen Parmar (<https://www.linkedin.com/in/deepen-parmar/>)
- Thong Doan (<https://www.linkedin.com/in/thong-doan/>)
- Oliver Rew (<https://www.linkedin.com/in/oliver-rew/>)
- Niko Nikolay (<https://www.linkedin.com/in/roy-kravitz-4725963/>)
- Guanyang He (<https://www.linkedin.com/in/guanyang-he-5775ba109/>)
- Prof. Ataur Patwary (<https://www.linkedin.com/in/ataurpatwary/>)

RVfpga Labs Overview

These RVfpga Labs provide hands-on understanding of RISC-V hardware and software. Before starting RVfpga Labs, you must have already completed the RVfpga Getting Started Guide provided by the Imagination University Programme (<https://university.imgtec.com/>). For example, if you have not already, install Xilinx's Vivado, PlatformIO and Verilator following the instructions in that guide. Also, make sure that you have copied the **RVfpga** folder that you downloaded from Imagination's University Programme to your machine. We will refer to the absolute path of the directory where you place folder RVfpga as [RVfpgaPath]. The RVfpga/src folder contains the Verilog and SystemVerilog sources for RVfpga, the RISC-V SoC that we will use and modify throughout the labs. The RVfpga/Labs folder contains resources you will use during Labs 1 to 10. The following labs are provided:

- Lab 0: Overview of RVfpga Labs
- Lab 1: Creating a Vivado Project
- Lab 2: C Programming
- Lab 3: RISC-V Assembly Language
- Lab 4: Function Calls
- Lab 5: Image Processing: C & Assembly
- Lab 6: Introduction to I/O
- Lab 7: 7-Segment Displays
- Lab 8: Timers
- Lab 9: Interrupt-driven I/O
- Lab 10: Serial Buses

These labs show how to view the RVfpga source code and target it to an FPGA (Lab 1), how to run programs on RVfpga (Labs 2-5), and how to modify RVfpga to add peripherals (Labs 6-10). See Table 1 in the RVfpga Getting Started Guide for the required software and hardware needed to use these labs.

If you do not have access to a Nexys A7 FPGA board (or the Nexys 4 DDR board), you can still complete these labs using Whisper (Western Digital's Instruction Set Simulator) and Verilator (an open-source HDL simulator).

The organization of the RVfpga/Labs/ folder is as follows:

- **LabInstructions:** Instructions for each lab, including exercises.
- **Lab1, Lab2,...:** Resources to be used while completing the labs
- **RVfpgaLabsSolutions:** Exercise solutions for each of the labs. **Instructors should remove this folder before distributing RVfpga to students.**
 - **Programs_Solutions:** software solutions for lab exercises
 - **RVfpga_Solutions:** Modified RVfpga source code (Verilog and SystemVerilog) extended as guided by the lab exercises (Labs 6-10). The source code is in folder [RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/RVfpga_Solutions/src, where the bitstream (rvfpga.bit) is also provided. Document RVfpgaModifications.docx (also in that folder) describes the modifications performed to RVfpga in the Exercises of Labs 6-10.

RVfpga Labs 1-10 are well-suited for a one semester course for undergraduates. Prior to completing this RVfpga course, students should understand the fundamentals of logic design, processor design, and programming. This material is covered in the textbook *Digital Design & Computer Architecture: RISC-V Edition*, Harris & Harris, © Elsevier (expected publication: summer 2021).