INTRODUCTION TO PHASE-LOCKED LOOP AND FREQUENCY SYNTHESIZER

Part 1

By Fabian Kung

Faculty of Engineering

Multimedia University (https://www.mmu.edu.my/)

MALAYSIA

The information in this work has been obtained from sources believed to be reliable. The author does not guarantee the accuracy or completeness of any information presented herein, and shall not be responsible for any errors, omissions or damages as a result of the use of this information.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

Agenda

- 1 Review of basic concepts signal representation. (Day 1)
- 2 Introduction to Phase-Locked Loop (PLL) Block diagram, behavior and components. (Day 1)
- 3 Calculation Exercise and Demo of PLL. (Day 1)
- 4 Dynamic model of PLL. (Day 2)
- 5 Review of feedback control. (Day 2)
- 6 Dynamic Performance of PLL Loop bandwidth, lock time, spurs and noise.
 (Day 2)
- 7 PLL-Based Frequency Synthesizer Integer and Fractional-N architecture.
 (Day 2)
- 8 Computer Analysis of PLL. (Day 2)
- 9 Further discussion PLL-Based Frequency Synthesizer Integer and Fractional-N dividers, Dynamic Performance and Noise. (Day 3)
- 10 Case Study of Frequency Synthesizer Design and Demo. (Day 3)
- 11 Other Topics of Interests Other architectures, Direct Digital Synthesis, Delay-Locked Loop. (Day 3)

August 2022 (Part 1)

References

- [1] P. H. Young, "Electronic communication techniques", 5th Edition, 2004 Prentice-Hall.
- [2] B. Razavi, "RF microelectronics", 1998 Prentice-Hall (2nd edition, 2012 Prentice Hall is also used).
- [3] J. R. Smith, "Modern communication circuits", 1998 McGraw-Hill.
- [4] W. F. Egan, "Frequency synthesis by phase lock", 2000 John-Wiley & Sons.
- [5] F. Gardner, "Phaselock techniques", 2nd Edition, 1979 John-Wiley & Sons. (3rd edition published in 2005 is also available)
- [6] G. Bianchi, "Phase-locked loop synthesizer simulation", 2005 McGraw-Hill.
- [7] D. Banerjee, "PLL performance, simulation and design", 5th edition 2017, Texas Instruments [https://www.ti.com/lit/ml/snaa106c/snaa106c.pdf].
- [8] C. Barrett, "Fractional/integer-N PLL Basics", SWRA029, 1999, Texas Instruments Technical Brief.
- [9] N. S. Nise, "Control systems engineering", 8th edition, 2019, John-Wiley & Sons.
- [10] B. Razavi, "Design of CMOS phase-locked loops: From circuit level to architecture level", 2020, Cambridge University Press.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

3

1 - Review of Basic Concepts

August 2022 (Part 1)

1.1 – Sinusoidal Signal and Representation

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

Sinusoidal Signal - Magnitude, Frequency and Phase (1)

In engineering we usually deal with sinusoidal signal. This is because many non-sinusoidal signals can be expressed as a combination of sinusoidal components by the use of Fourier Series and Fourier Transform.

Time-Domain Consider a periodic sinusoidal voltage signal $v_1(t)$: $v_1(t) = V_0 \cos(\omega t)$ Frequency (radian/sec) $v_1(t) = V_0 \cos(\omega t + \theta)$ **Excess Phase** Magnitude (volts) Phase (radian) $v_1(t) = V_0 \cos(\omega t + \theta)$

Expression form (function of time *t*)

Graphical form

Frequency in Hertz

$$f = \frac{1}{T}$$

(1.1.1a) Note:

$$\alpha = \omega t + \theta$$

Frequency in Rad/sec


$$\omega = 2\pi f = \frac{2\pi}{T}$$


$$\omega = \frac{d}{dt}(\alpha) \qquad (1.1.2)$$

August 2022 (Part 1)

Sinusoidal Signal – Magnitude, Frequency and Phase (2)

· Another graphical representation of sine wave.





1.2 – Voltage and Current Phasors

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

9

More Compact Representation of Sinusoidal Signal (1)

- Thus, we see that 3 parameters are needed to sufficiently describe a sinusoidal signal – frequency (f), magnitude (V_o) and excess phase (θ) (sometimes also called the phase shift).
- Of these, magnitude and excess phase usually carry more information about the signal if the system is **Linear**.
- In most linear system, if the source frequency is f_o, then we know that the frequency everywhere in the system will also be f_o. However the magnitude and excess phase of the voltage and current signals can vary from point to point.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

More Compact Representation of Sinusoidal Signal (2)

- This prompt the introduction of a more compact representation of sinusoidal signals without f, called the voltage and current phasors.
- Whenever there is no ambiguity, it is a usual practice to refer the excess phase as the phase of the signal.
- Thus, from now on, unless otherwise specified, we imply excess phase whenever we use the word phase.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

11

Phasor (1)

• A sinusoidal signal can be expressed in complex exponent form:

$$\begin{array}{c|c} e^{j\alpha} = \cos\alpha + j\sin\alpha \\ \hline \text{Euler's formula} & = \omega t + \theta \\ \hline j = \sqrt{-1} & V_O e^{j\left(\omega t + \theta\right)} = V_O \cos\left(\omega t + \theta\right) + jV_O \sin\left(\omega t + \theta\right) \\ \hline \text{Real} & \text{Imaginary} \\ \end{array}$$

• Thus $v_1(t) = V_0 \cos(\omega t + \theta)$ can be written as:

$$v_1(t) = \text{Re}\left\{V_o e^{j(\omega t + \theta)}\right\} = \text{Re}\left\{V_o e^{j\theta} e^{j\omega t}\right\} \qquad V_1(\omega) = V_o e^{j\theta} \qquad (1.2.3)$$
Take magnitude and excess phase,

- The term $V_1 = V_o e^{j\theta}$ is called the phasor, or the time-harmonic form.
- As a convention we normally use the small letter to represent timedomain signal, and the capital letter to represent the phasor.

$$v_1(t) \longrightarrow V_1(\omega)$$
 signal phasor


Both can be dependent


August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

Phasor (2)

• The phasor can be visualized as a vector in graphical form:





August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

Example 1.2.1

- Given a phasor, we can obtain the time-domain form as follows:
 - Multiply the phasor with $e^{j\omega t}$.
 - Take the real part of the product.
- · Example:

Time-domain form
$$i(t) = 0.25 \cos\left(2\pi\left(2.0 \times 10^6\right)t + 0.125\pi\right)$$
 of a current $f = 2.0 \times 10^6 = 2 \, \text{MHz}$ $\theta = 0.125\pi$

Phasor $I=0.25e^{j0.125\pi}$

To get back the time-domain form $i(t) = \operatorname{Re} \left\{ Ie^{j2\pi \left(2.0 \times 10^6\right)t} \right\}$ $= 0.25 \cos \left(2\pi \left(2.0 \times 10^6\right)t + 0.125\pi\right)$

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

14

Why Use Phasors?

- In many engineering problems we are only interested in the steady-state sinusoidal response of a linear system, i.e. the transfer function, which can be conveniently represented in phasor form.
- Moreover using the phasor notation simplifies the integral-differential equations describing a physical system.
- In particular the differentiation and integration with respect to time t become multiplication and division with jω respectively under phasor notation.

$$\frac{\partial v}{\partial t} \to j\omega V(\omega) \quad \text{and} \quad \int_{-\infty}^{t} v(\tau)d\tau \to \frac{1}{j\omega}V(\omega) \quad \checkmark$$

- For more discussion on the theory of phasor analysis and Fourier Transform, consult textbooks on electrical circuit and signal analysis.
- The concept of phasor can be extended to complex frequency, giving us Laplace Transformation, which is more general than Fourier Transform.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

1

I-V Relations for RLC Components

 Some common I-V relationships in the time-domain and phasor form for linear time-invariant (LTI) components.

Time Domain
$$v(t) = Ri(t) \qquad \text{Time Harmonic or Phasor Form}$$

$$v(t) = Ri(t) \qquad \text{Time Harmonic or Phasor Form}$$

$$v(t) = L \frac{di(t)}{dt} \qquad \text{Time Harmonic or Phasor Form}$$

$$V(\omega) = RI(\omega)$$

$$V(\omega) = j\omega LI(\omega)$$

$$V(\omega) = \frac{1}{C} \int_{-\infty}^{t} i(\tau) d\tau \qquad \text{Time Harmonic or Phasor Form}$$

$$V(\omega) = \frac{1}{J\omega C} I(\omega)$$

August 2022 (Part 1)

2 – Introduction Phase-Locked Loop (PLL)

Block Diagram, Behaviors and Components

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

17


Background


Henri de Bellescize, "La réception synchrone," L'Onde Électrique (later: Revue de l'Electricité et de l'Electronique), vol. 11, pages 230-240 (June 1932).

- PLL was introduced as far back as 1932, for synchronous radio detection by H. de Bellescize in France. It was developed as an alternative to American engineer E. Armstrong's super-heterodyne receiver architecture for FM radio demodulation.
- PLL became popular beginning in the 1980s due to the technology of integration - PLL integrated circuits were commercially available (some early well-known PLL ICs are the CD4046, LM565 series).
- Examples of usage:
 - Performs frequency modulation and demodulation on a carrier.
 - Clock synchronization and recovery circuit in communication receivers.
 - Very narrow bandwidth filter for space communication (see [1]).
 - Frequency synthesis (to generate a very stable periodic signal, selectable by user)
 - And many more, the application of PLL is limited only by your imagination.

August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee





Some Intuitive Understanding of Negative Feedback Behaviors

 Here we assume the system already achieved steady-state and is stable.



21

22

2.1 – Ideal Phase-Locked Loop Components


August 2022 (Part 1)


Components of PLL


- Phase Detector (PD) Compare the relative phase relationship of two
 input signals. A large phase difference between the inputs produces an
 output with a large dc value.
- Loop Filter Performs two roles, (a) the loop filter helps to filter out the high frequency signal components generated by the Phase Detector, i.e. to average the output of PD (b) to control the dynamic response of the PLL, e.g. determines how the PLL behaves when the frequency and phase of v_{in}(t) changes with time.
- Voltage Control Oscillator (VCO) An oscillator whose instantaneous frequency is proportional to an input control voltage.
- Loop Amplifier A DC voltage amplifier, e.g. amplifies both transient and DC electrical signals, also called a direct-coupled amplifier.


August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee

















2.2 - Basic PLL Behaviors

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

31

The PLL as a Negative Feedback System (1)

- The idea of a negative feedback system is the output signal is compared with the input signal. The difference between them is amplified and fed back again to the system.
- If the input and output differ a lot, a large error signal results. This large error signal is used to drive the system output to close the 'gap' between input and output.
- In this way the system will self-correct any deviation between the input and output such that there is a consistent relationship between them, i.e. the output 'tracks' the input.
- Note that the output normally will not be equal to the input due to the presence of the feedback block H(s), but there is a consistent relationship between them.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

The PLL as a Negative Feedback System (2)

- In the PLL, we see from the block diagram that the output will 'track' the input in a properly designed PLL.
- Since the comparison block compares the input and output signal phase, it is the **phase** of the output signal that **tracks** the input signal's phase, e.g. the output and input signal's phase are **locked** under normal operation.

$$v_{in}(t) = V_o \cos(\omega_1 t + \theta_1) = V_o \cos(\alpha_1(t))$$


$$v_{vco}(t) = V_o \cos(\omega_2 t + \theta_2) = V_o \cos(\alpha_2(t))$$


$$\omega_2 = \omega_1$$


 Thus one of the consequence of having input and output signal phase-locked, is they must have similar frequency.

August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee








Example 2.1 – Illustration of Ideal PLL Tracking Input Signal Change






More on Acquisition (1)

- The operation of a PLL system is described by a nonlinear integrodifferential equation (most PD are nonlinear in nature).
- Thus acquisition is actually a nonlinear operation (see Gardner [5] for mathematical analysis and illustrations).
- Consider a simple PLL with analog mixer-type PD and no amplifier:



The detailed mathematical analysis is beyond our scope, so we will only have a qualitative discussion.

August 2022 (Part 1)




The Tracking Mode

- Once the loop is locked, the VCO output will track the changes in the input frequency.
- If the input frequency increases, the VCO output frequency increases, vice versa if the input frequency decreases, the VCO output frequency also decreases.
- In a real PLL, the PLL's VCO cannot track the input's frequency arbitrarily. There is a limited range of frequency where this tracking mode occurs, and is known as the Lock or Hold-In Range (f_H) .
- Moreover, since the acquisition is a nonlinear process, there is also a limited range of frequency where the PLL can go from free-running state to the phase-locked state, this range is called the Capture or Acquisition Range.

 © 2007-2022 Fabian Kung Wai Lee


Lock Range (f_H) and Capture Range

- Lock or Hold-In Range, f_H The range of input frequency where the PLL can track the input signal.
- Capture or Acquisition Range The range of input frequency where the PLL can lock to the input signal from Free-Running Condition. Typically capture range is smaller or equal to the lock range.




Tracking Mode Under Static Condition-Static Phase Error

- Assume **sufficient time** is given to the PLL to lock to an input signal, $f_{vco} = f_{in}$. This condition is called **Static Condition**.
- The phase difference between PLL input and the VCO output is known as the static phase error.



Tracking Mode Under Static Condition-Loop Gain

We now strive to analyze the parameters along the PLL.



The voltage needed to keep the VCO frequency f_{vco} equal to f_{in} is: $v_O = \frac{\Delta f}{k_O}$

From
$$v_d = \frac{v_o}{k_A} = \frac{\Delta f}{k_o k_A}$$
 and $\theta_e = \frac{v_d}{k_\phi}$ Loop gain of the PLL
$$\theta_e = \frac{\Delta f}{k_o k_A k_\phi} = \frac{\Delta f}{k_L}$$
 (2.2.3) $k_L = k_\phi k_A k_o$ (2.2.4)

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

Tracking Mode Under Static Condition-Loop Gain

- The loop gain k_i is an important parameter of a PLL.
- It determines the lock range of the PLL and the static phase error.
- For instance assume the PD of a PLL can only work properly
- when $|\theta_e| \leq \theta_{e(\max)}$ Thus from $\theta_e = \frac{\Delta f}{k_L}$ the maximum frequency deviation, or the

 $\Delta f_{\text{max}} = \theta_e(\text{max})|k_L| = f_H \quad \text{(2.2.5)}$

- In general the greater the loop gain k_L , the smaller the static phase error.
- · Large loop gain increases the Lock Range or Tracking Range of the PLL (Assuming VCO is not the limiting factor)
- One way to increase k_L is by adding a loop amplifier with large k_A .

August 2022 (Part 1)

2.3 – Application Examples

August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee

45

Clock Recovery in NRZ (Non-Returnto-Zero) Data From Young [1], this is an example of CDR (clock and data recovery) circuit: noisy RZ (returned-to-zero) signal Clock Digital VCO Noisy Delay NRZ Data ∆t<1 bit time A unipolar RZ signal **PLL** can be viewed as the sum of a periodic clock and a bipolar RZ signal August 2022 (Part 1) © 2007-2022 Fabian Kung Wai Lee


Double Sidebands-Suppressed Carrier (DSB-SC) Demodulation


Telecommunication – analog modulation and demodulation.





Carrier Recovery in QPSK Demodulator


 From Young [1]. Same principle as carrier recovery for DSB-SC, with the input raised to the power of 4 for QPSK signals.

















2.4 – Practical PLL Components

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

55

Introduction

- After discussing how each block of the PLL should behave ideally, in this part we will look at how one can implement the blocks physically using real electronic components.
- Here we will focus on implementation using discrete active and passive components, and MSI/LSI (medium/large scale integration) integrated circuits (IC).
- Today most commercial implementation of PLL is in the form of a single chip.

August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee


Phase Detectors

- The Phase Detector (PD) can be divided into analog and digital PDs.
- Analog PD typically works with sinusoidal signals, while digital PD works with square waves or pulse type signals.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee





Analog PD - Mixer (2)

When both input signals have the same frequency:

$$\omega_1 = \omega_2 \implies v_d(t) = v_d = \frac{\alpha A_1 A_2}{2} \sin(\theta_1 - \theta_2)$$

In the event when the phase difference is small, the output voltage approaches a linear response: $\sin(\alpha) \cong \alpha$ for small α

 $\theta_1 - \theta_2 \cong 0 \quad \longrightarrow \quad v_d \cong \frac{\alpha A_1 A_2}{2} (\theta_1 - \theta_2) = k_\phi \Delta \theta \quad (2.4.1)$


The PD's gain is given as:

$$k_{\phi} = \alpha \frac{A_1 A_2}{2}$$


NOTE:

The Loop Filter performs the function of eliminating the high frequency component from the product of the analog multiplier.

© 2007-2022 Fabian Kung Wai Lee





August 2022 (Part 1)



Analog PD - Mixer (3)

- The mixer can be implemented using the classic diode ring, or analog multiplier.
- An example of a classic analog multiplier IC, using the Gilbert Cell's (for instance see P.R. Gray, R.G. Meyer, "Analysis and design of analog integrated circuit", 3rd edition, 1993, John-Wiley & Sons), is the MC1496, originally from Motorola





Analog PD – Mixer (4)

 Since equation (2.4.1) indicates that the mixer PD gain is a function of the input signal's amplitude, modern mixer PD chip includes an amplitude limiter. For example the block diagram for AD8302, DC to 2.7GHz amplitude and phase detector.

FEATURES


Measures Gain/Loss and Phase up to 2.7 GHz Dual Demodulating Log Amps and Phase Detector Input Range –60 dBm to 0 dBm in a 50 Ω System Accurate Gain Measurement Scaling (30 mV/dB) Typical Nonlinearity < 0.5 dB

Accurate Phase Measurement Scaling (10 mV/Degree)
Typical Nonlinearity < 1 Degree
Measurement/Controller/Level Comparator Modes

Measurement/Controller/Level Comparator Modes Operates from Supply Voltages of 2.7 V–5.5 V Stable 1.8 V Reference Voltage Output Small Signal Envelope Bandwidth from DC to 30 MHz

APPLICATIONS
RF/IF PA Linearization
Precise RF Power Control
Remote System Monitoring and Diagnostics
Return Loss/VSWR Measurements
Log Ratio Function for AC Signals

FUNCTIONAL BLOCK DIAGRAM



August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee

61




Analog PD – Sampling Phase Detector (1)


- A variation of the mixer type phase detector, usually used at microwave frequencies is the Sampling Phase Detector. This is also known as the High-Speed Sampler.
- This PD has two asymmetrical inputs, one for low frequency signal and another for high frequency signal.
- The Sampling PD compares the phase difference of the high frequency input with the integer multiple (*M*) of the low frequency signal.





August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee






















- Lock range and capture range are equal in PLL using PFD with Charge Pump. In fact the lock and capture range of the PLL is limited by the operating range of the VCO and the Charge Pump supply voltage.
- For PLL using Type 1 and 2 digital PD, the capture range is smaller than the lock range, thus requiring extra circuit to aid the capture process.
- The Q_A and Q_B outputs of the PFD give an indication of the frequency difference between signals on input A and B. For instance, if f_A (frequency of Q_A) is much larger compare to f_B, there will be a lot of pulses coming out of Q_A within a certain period. If f_A is only slightly larger than f_B, then the rate of pulses from Q_A will be smaller.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Le


71

Advantages of PFD with Charge Pump (2)

- A circuit that can detect both phase and frequency difference can significantly improves the acquisition speed of the PLL.
- Finally we shall see that for PLL using PFD with Charge Pump, the static phase error is zero under locked condition. This is desirable as it reduces the ripple in the v_o voltage.
- By far PFD with Charge Pump is the most used phase detector in PLL IC.

August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee



Non-Ideal Effects of PFD with Charge-Pump

- In principle, Q_A and Q_B are never high simultaneously. However because of the propagation delay of the logic gate and flip-flops, there is a short moment where both outputs are high. Ideally no current will come out of the Charge Pump, when timing and magnitude of both current sources are matched.
- Due to mismatch there is a small current sourced or sink from the Charge Pump when both Q_A and Q_B are high. This can result in ripple at the LPF output.
- A PLL using this PD also suffers from cross-over distortion (dead-band effect) during phase-locked. The problem is due to the fact that during phase-locked both inputs have zero phase difference, and the addition of physical delay results in the PD unable to response when the input phase difference is below a certain tolerance.

To demo during measurement


August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

7



- The Charge-Pump and loop filter essentially functions as an integrator.
- Thus, we can replace this using op-amp based integrator circuits. Two schemes are shown, with and without the switch.
- These are preferred when the Charge-Pump circuit is too complex or mismatch in the Charge-Pump is an issue.




August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee




- · Another implementation using differential integrator.
- Note that the Op-Amp based integration also has it's own inherent issue, such as lower operating frequency, and leakage (e.g. input offset voltage).



August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee


75



Sample-And-Hold Phase-Detector (Digital PD)

- In this phase detector, a ramp is created that is proportional to the timing difference between the two input pulses. Input 1 controls the ramp output, while input 2 controls the sample switch.
- Both inputs are pulses, and $\Delta\theta$ from 0 to 2π .





Comparison of PDs

Туре	Input Signal	Ripple at Output	Δθ Range	Complexity	Others
Mixer	Sine (or harmonics)	Low	-π/2 to π/2	High	Output depends on input amplitudes
Sampling	Sine (or harmonics)	Medium	-π/2 to π/2*	High	Output depends on input amplitudes
XOR	Pulse (50%)	High	0 to π	Low	High order LPF needed, large delay which may cause instability
RS-FF	Pulse (0%)	High	0 to 2π	Low	Same as XOR
PFD	Pulse	Low	-2π to 2π	Medium	Dead-band (cross-over distortion), mismatch, can detect frequency difference
Sample-and- Hold	Pulse	Low	0 to 2π	High	No dead-band

* On the harmonics


August 2022 (Part 1)


© 2007-2022 Fabian Kung Wai Lee

77



- Here we restrict ourselves to single-ended passive filter only.
- Voltage input voltage output.
- For use with Mixer, XOR gate and RS-FF.







$$F(s) = \frac{V_o}{V_i} = \frac{1 + sR_2C}{1 + s(R_1 + R_2)C}$$


1st order RC with zero


(2.4.6b)


August 2022 (Part 1)























- Note the VCO input typically is equivalent to a series RC network. This
 will affect the performance of the loop filter and need to be taken into
 account.
- Alternatively the cut-off frequency of the series RC network can be made at least 5x higher than the cut-off frequency of the PLL loop filter, and the effect of series RC network can be neglected.



August 2022 (Part 1)

© 2007-2022 Fabian Kung Wai Lee

87


88

Categorization of PLL

- There is no agreed convention, but PLL is usually classified as digital or analog PLL. This is usually determined by the type of phase detector employed.
- If the PD is analog type, like the mixer PD, then the PLL is called the analog PLL. From this we see that if PD is digital type, it's a digital PLL.
- Modern PLL can also be implemented using microcontrollers, in this case the operation of phase detection, filtering, VCO etc can all be performed in the software/firmware of the microcontroller with digital signal processing capability. This is usually called Software PLL or All Digital PLL.
- Finally do bear in mind that in modern PLL, all the component discussed can be integrated into a single mixed-signal IC or an FPGA (field programmable gate array).

August 2022 (Part 1) © 2007-2022 Fabian Kung Wai Lee

Example 2.4.1 Consider the PLL shown, • The k_A for the amplifier. • The loop gain k_L in units of Hz/rad and s⁻¹. • The VCO output frequency when the system is locked. • The static phase error. 100 kHz The lock range. • The maximum value, A of V_d . VCO $f_o = 110 \text{ kHz}$ $k_o = -30 \text{ kHz/V}$ August 2022 (Part 1) © 2007-2022 Fabian Kung Wai Lee



Exercise

• For the PLL with PFD with charge pump, find: (a) k_A of the amplifier (b) static phase error when the system is locked (c) VCO output frequency and v_d when locked (d) the lock range.

