

## 7.5 HCS08 Instruction Set Summary

### Instruction Set Summary Nomenclature

The nomenclature listed here is used in the instruction descriptions in Table 7-2.

### Operators

|     |   |  |
|-----|---|--|
| ( ) | = | Contents of register or memory location shown inside parentheses |
| ←   | = | Is loaded with (read: “gets”)                                    |
| &   | = | Boolean AND  |
|     | = | Boolean OR   |
| ⊕   | = | Boolean exclusive-OR   |
| ×   | = | Multiply   |
| ÷   | = | Divide   |
| :   | = | Concatenate  |
| +   | = | Add  |
| -   | = | Negate (two’s complement)  |

### CPU registers

|     |   |   |
|-----|---|---|
| A   | = | Accumulator   |
| CCR | = | Condition code register                                 |
| H   | = | Index register, higher order (most significant) 8 bits  |
| X   | = | Index register, lower order (least significant) 8 bits  |
| PC  | = | Program counter   |
| PCH | = | Program counter, higher order (most significant) 8 bits |
| PCL | = | Program counter, lower order (least significant) 8 bits |
| SP  | = | Stack pointer   |

### Memory and addressing

|              |   |   |
|--------------|---|---|
| M            | = | A memory location or absolute data, depending on addressing mode  |
| M:M + 0x0001 | = | A 16-bit value in two consecutive memory locations. The higher-order (most significant) 8 bits are located at the address of M, and the lower-order (least significant) 8 bits are located at the next higher sequential address. |

### Condition code register (CCR) bits

|   |   |  |
|---|---|--|
| V | = | Two’s complement overflow indicator, bit 7 |
| H | = | Half carry, bit 4                          |
| I | = | Interrupt mask, bit 3                      |
| N | = | Negative indicator, bit 2                  |
| Z | = | Zero indicator, bit 1                      |
| C | = | Carry/borrow, bit 0 (carry out of bit 7)   |

### CCR activity notation

|   |   |                  |
|---|---|------------------|
| - | = | Bit not affected |
|---|---|------------------|

|   |   |  |
|---|---|--|
| 0 | = | Bit forced to 0                                      |
| 1 | = | Bit forced to 1                                      |
|   | = | Bit set or cleared according to results of operation |
| U | = | Undefined after the operation                        |

## Machine coding notation

|    |   |   |
|----|---|---|
| dd | = | Low-order 8 bits of a direct address 0x0000–0x00FF (high byte assumed to be 0x00) |
| ee | = | Upper 8 bits of 16-bit offset   |
| ff | = | Lower 8 bits of 16-bit offset or 8-bit offset                                     |
| ii | = | One byte of immediate data  |
| jj | = | High-order byte of a 16-bit immediate data value                                  |
| kk | = | Low-order byte of a 16-bit immediate data value                                   |
| hh | = | High-order byte of 16-bit extended address  |
| ll | = | Low-order byte of 16-bit extended address   |
| rr | = | Relative offset   |

## Source form

Everything in the source forms columns, *except expressions in italic characters*, is literal information that must appear in the assembly source file exactly as shown. The initial 3- to 5-letter mnemonic is always a literal expression. All commas, pound signs (#), parentheses, and plus signs (+) are literal characters.

|                 |   |  |
|-----------------|---|--|
| <i>n</i>        | — | Any label or expression that evaluates to a single integer in the range 0–7  |
| <i>opr8i</i>    | — | Any label or expression that evaluates to an 8-bit immediate value   |
| <i>opr16i</i>   | — | Any label or expression that evaluates to a 16-bit immediate value   |
| <i>opr8a</i>    | — | Any label or expression that evaluates to an 8-bit value. The instruction treats this 8-bit value as the low order 8 bits of an address in the direct page of the 64-Kbyte address space (0x00xx).   |
| <i>opr16a</i>   | — | Any label or expression that evaluates to a 16-bit value. The instruction treats this value as an address in the 64-Kbyte address space.   |
| <i>opr8x8</i>   | — | Any label or expression that evaluates to an unsigned 8-bit value, used for indexed addressing   |
| <i>opr16x16</i> | — | Any label or expression that evaluates to a 16-bit value. Because the HCS08 has a 16-bit address bus, this can be either a signed or an unsigned value.  |
| <i>rel</i>      | — | Any label or expression that refers to an address that is within –128 to +127 locations from the next address after the last byte of object code for the current instruction. The assembler will calculate the 8-bit signed offset and include it in the object code for this instruction. |

## Address modes

|     |   |                           |
|-----|---|---------------------------|
| INH | = | Inherent (no operands)    |
| IMM | = | 8-bit or 16-bit immediate |
| DIR | = | 8-bit direct              |
| EXT | = | 16-bit extended           |

- IX** = 16-bit indexed no offset  
**IX+** = 16-bit indexed no offset, post increment (CBEQ and MOV only)  
**IX1** = 16-bit indexed with 8-bit offset from H:X  
**IX1+** = 16-bit indexed with 8-bit offset, post increment (CBEQ only)  
**IX2** = 16-bit indexed with 16-bit offset from H:X  
**REL** = 8-bit relative offset  
**SP1** = Stack pointer with 8-bit offset  
**SP2** = Stack pointer with 16-bit offset

Table 7-2. HCS08 Instruction Set Summary (Sheet 1 of 7)

| Source Form   | Operation  | Description   | Effect on CCR |   |   |   |   |   | Address Mode  | Opcode   | Operand   | Bus Cycles <sup>1</sup>              |
|---|--|---|---------------|---|---|---|---|---|---|--|---|--------------------------------------|
|   |  |   | V             | H | I | N | Z | C |   |  |   |                                      |
| ADC #opr8i<br>ADC opr8a<br>ADC opr16a<br>ADC oprx16,X<br>ADC oprx8,X<br>ADC ,X<br>ADC oprx16,SP<br>ADC oprx8,SP | Add with Carry                                       | A ← (A) + (M) + (C)                                       |               |   | — |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A9<br>B9<br>C9<br>D9<br>E9<br>F9<br>9ED9<br>9EE9 | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| ADD #opr8i<br>ADD opr8a<br>ADD opr16a<br>ADD oprx16,X<br>ADD oprx8,X<br>ADD ,X<br>ADD oprx16,SP<br>ADD oprx8,SP | Add without Carry                                    | A ← (A) + (M)   |               |   | — |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | AB<br>BB<br>CB<br>DB<br>EB<br>FB<br>9EDB<br>9EEB | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| AIS #opr8i  | Add Immediate Value (Signed) to Stack Pointer        | SP ← (SP) + (M)<br>M is sign extended to a 16-bit value   | —             | — | — | — | — | — | IMM   | A7   | ii  | 2                                    |
| AIX #opr8i  | Add Immediate Value (Signed) to Index Register (H:X) | H:X ← (H:X) + (M)<br>M is sign extended to a 16-bit value | —             | — | — | — | — | — | IMM   | AF   | ii  | 2                                    |
| AND #opr8i<br>AND opr8a<br>AND opr16a<br>AND oprx16,X<br>AND oprx8,X<br>AND ,X<br>AND oprx16,SP<br>AND oprx8,SP | Logical AND  | A ← (A) & (M)   | 0             | — | — |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A4<br>B4<br>C4<br>D4<br>E4<br>F4<br>9ED4<br>9EE4 | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| ASL opr8a<br>ASLA<br>ASLX<br>ASL oprx8,X<br>ASL ,X<br>ASL oprx8,SP  | Arithmetic Shift Left (Same as LSL)                  |   |               | — | — |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 38<br>48<br>58<br>68<br>78<br>9E68               | dd<br>ff<br>ff<br>ff<br>ff<br>ff                      | 5<br>1<br>1<br>5<br>4<br>6           |
| ASR opr8a<br>ASRA<br>ASRX<br>ASR oprx8,X<br>ASR ,X<br>ASR oprx8,SP  | Arithmetic Shift Right                               |   |               | — | — |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 37<br>47<br>57<br>67<br>77<br>9E67               | dd<br>ff<br>ff<br>ff<br>ff<br>ff                      | 5<br>1<br>1<br>5<br>4<br>6           |
| BCC rel   | Branch if Carry Bit Clear                            | Branch if (C) = 0   | —             | — | — | — | — | — | REL   | 24   | rr  | 3                                    |

Table 7-2. HCS08 Instruction Set Summary (Sheet 2 of 7)

| Source Form   | Operation  | Description   | Effect on CCR |   |   |   |   |   | Address Mode   | Opcode   | Operand   | Bus Cycles <sup>1</sup>              |
|---|--|---|---------------|---|---|---|---|---|--|--|---|--------------------------------------|
|   |  |   | V             | H | I | N | Z | C |  |  |   |                                      |
| BCLR <i>n,opr8a</i>   | Clear Bit <i>n</i> in Memory                         | Mn ← 0  | —             | — | — | — | — | — | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 11<br>13<br>15<br>17<br>19<br>1B<br>1D<br>1F     | dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd    | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BCS <i>rel</i>  | Branch if Carry Bit Set (Same as BLO)                | Branch if (C) = 1   | —             | — | — | — | — | — | REL  | 25   | rr  | 3                                    |
| BEQ <i>rel</i>  | Branch if Equal                                      | Branch if (Z) = 1   | —             | — | — | — | — | — | REL  | 27   | rr  | 3                                    |
| BGE <i>rel</i>  | Branch if Greater Than or Equal To (Signed Operands) | Branch if (N ⊕ V) = 0   | —             | — | — | — | — | — | REL  | 90   | rr  | 3                                    |
| BGND  | Enter Active Background if ENBDM = 1                 | Waits For and Processes BDM Commands Until GO, TRACE1, or TAGGO | —             | — | — | — | — | — | INH  | 82   |   | 5+                                   |
| BGT <i>rel</i>  | Branch if Greater Than (Signed Operands)             | Branch if (Z)   (N ⊕ V) = 0                                     | —             | — | — | — | — | — | REL  | 92   | rr  | 3                                    |
| BHCC <i>rel</i>   | Branch if Half Carry Bit Clear                       | Branch if (H) = 0   | —             | — | — | — | — | — | REL  | 28   | rr  | 3                                    |
| BHCS <i>rel</i>   | Branch if Half Carry Bit Set                         | Branch if (H) = 1   | —             | — | — | — | — | — | REL  | 29   | rr  | 3                                    |
| BHI <i>rel</i>  | Branch if Higher                                     | Branch if (C)   (Z) = 0   | —             | — | — | — | — | — | REL  | 22   | rr  | 3                                    |
| BHS <i>rel</i>  | Branch if Higher or Same (Same as BCC)               | Branch if (C) = 0   | —             | — | — | — | — | — | REL  | 24   | rr  | 3                                    |
| BIH <i>rel</i>  | Branch if IRQ Pin High                               | Branch if IRQ pin = 1   | —             | — | — | — | — | — | REL  | 2F   | rr  | 3                                    |
| BIL <i>rel</i>  | Branch if IRQ Pin Low                                | Branch if IRQ pin = 0   | —             | — | — | — | — | — | REL  | 2E   | rr  | 3                                    |
| BIT #opr8i<br>BIT opr8a<br>BIT opr16a<br>BIT oprx16,X<br>BIT oprx8,X<br>BIT ,X<br>BIT oprx16,SP<br>BIT oprx8,SP | Bit Test   | (A) & (M)<br>(CCR Updated but Operands Not Changed)             | 0             | — | — | — | — | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1  | A5<br>B5<br>C5<br>D5<br>E5<br>F5<br>9ED5<br>9EE5 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| BLE <i>rel</i>  | Branch if Less Than or Equal To (Signed Operands)    | Branch if (Z)   (N ⊕ V) = 1                                     | —             | — | — | — | — | — | REL  | 93   | rr  | 3                                    |
| BLO <i>rel</i>  | Branch if Lower (Same as BCS)                        | Branch if (C) = 1   | —             | — | — | — | — | — | REL  | 25   | rr  | 3                                    |
| BLS <i>rel</i>  | Branch if Lower or Same                              | Branch if (C)   (Z) = 1   | —             | — | — | — | — | — | REL  | 23   | rr  | 3                                    |
| BLT <i>rel</i>  | Branch if Less Than (Signed Operands)                | Branch if (N ⊕ V) = 1   | —             | — | — | — | — | — | REL  | 91   | rr  | 3                                    |
| BMC <i>rel</i>  | Branch if Interrupt Mask Clear                       | Branch if (I) = 0   | —             | — | — | — | — | — | REL  | 2C   | rr  | 3                                    |
| BMI <i>rel</i>  | Branch if Minus                                      | Branch if (N) = 1   | —             | — | — | — | — | — | REL  | 2B   | rr  | 3                                    |
| BMS <i>rel</i>  | Branch if Interrupt Mask Set                         | Branch if (I) = 1   | —             | — | — | — | — | — | REL  | 2D   | rr  | 3                                    |
| BNE <i>rel</i>  | Branch if Not Equal                                  | Branch if (Z) = 0   | —             | — | — | — | — | — | REL  | 26   | rr  | 3                                    |
| BPL <i>rel</i>  | Branch if Plus                                       | Branch if (N) = 0   | —             | — | — | — | — | — | REL  | 2A   | rr  | 3                                    |
| BRA <i>rel</i>  | Branch Always  | No Test   | —             | — | — | — | — | — | REL  | 20   | rr  | 3                                    |

Table 7-2. HCS08 Instruction Set Summary (Sheet 3 of 7)

| Source Form   | Operation                                | Description  | Effect on CCR |   |   |   |   |   | Address Mode   | Opcode   | Operand  | Bus Cycles <sup>1</sup>              |
|---|--|--|---------------|---|---|---|---|---|--|--|--|--------------------------------------|
|   |  |  | V             | H | I | N | Z | C |  |  |  |                                      |
| BRCLR <i>n,opr8a,rel</i>  | Branch if Bit <i>n</i> in Memory Clear   | Branch if (Mn) = 0   | —             | — | — | — | — | — | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 01<br>03<br>05<br>07<br>09<br>0B<br>0D<br>0F     | dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BRN <i>rel</i>  | Branch Never                             | Uses 3 Bus Cycles  | —             | — | — | — | — | — | REL  | 21   | rr   | 3                                    |
| BRSET <i>n,opr8a,rel</i>  | Branch if Bit <i>n</i> in Memory Set     | Branch if (Mn) = 1   | —             | — | — | — | — | — | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 00<br>02<br>04<br>06<br>08<br>0A<br>0C<br>0E     | dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BSET <i>n,opr8a</i>   | Set Bit <i>n</i> in Memory               | Mn ← 1   | —             | — | — | — | — | — | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 10<br>12<br>14<br>16<br>18<br>1A<br>1C<br>1E     | dd dd<br>dd dd<br>dd dd<br>dd dd<br>dd dd<br>dd dd<br>dd dd<br>dd dd | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BSR <i>rel</i>  | Branch to Subroutine                     | PC ← (PC) + 0x0002<br>push (PCL); SP ← (SP) - 0x0001<br>push (PCH); SP ← (SP) - 0x0001<br>PC ← (PC) + <i>rel</i>                             | —             | — | — | — | — | — | REL  | AD   | rr   | 5                                    |
| CBEQ <i>opr8a,rel</i><br>CBEQA # <i>opr8i,rel</i><br>CBEQX # <i>opr8i,rel</i><br>CBEQ <i>opr8,X+,rel</i><br>CBEQ , <i>X+,rel</i><br>CBEQ <i>opr8,SP,rel</i>           | Compare and Branch if Equal              | Branch if (A) = (M)<br>Branch if (A) = (M)<br>Branch if (X) = (M)<br>Branch if (A) = (M)<br>Branch if (A) = (M)<br>Branch if (A) = (M)       | —             | — | — | — | — | — | DIR<br>IMM<br>IMM<br>IX1+<br>IX+<br>SP1  | 31<br>41<br>51<br>61<br>71<br>9E61               | dd rr<br>ii rr<br>ii rr<br>ff rr<br>ff rr<br>ff rr                   | 5<br>4<br>4<br>5<br>5<br>6           |
| CLC   | Clear Carry Bit                          | C ← 0  | —             | — | — | — | — | 0 | INH  | 98   |  | 1                                    |
| CLI   | Clear Interrupt Mask Bit                 | I ← 0  | —             | — | 0 | — | — | — | INH  | 9A   |  | 1                                    |
| CLR <i>opr8a</i><br>CLRA<br>CLRX<br>CLRH<br>CLR <i>opr8,X</i><br>CLR , <i>X</i><br>CLR <i>opr8,SP</i>   | Clear                                    | M ← 0x00<br>A ← 0x00<br>X ← 0x00<br>H ← 0x00<br>M ← 0x00<br>M ← 0x00<br>M ← 0x00   | 0             | — | — | 0 | 1 | — | DIR<br>INH<br>INH<br>INH<br>IX1<br>IX<br>SP1   | 3F<br>4F<br>5F<br>8C<br>6F<br>7F<br>9E6F         | dd<br>1<br>1<br>1<br>ff<br>4<br>ff                                   | 5<br>1<br>1<br>1<br>5<br>4<br>6      |
| CMP # <i>opr8i</i><br>CMP <i>opr8a</i><br>CMP <i>opr16a</i><br>CMP <i>opr16,X</i><br>CMP <i>opr8,X</i><br>CMP , <i>X</i><br>CMP <i>opr16,SP</i><br>CMP <i>opr8,SP</i> | Compare Accumulator with Memory          | (A) - (M)<br>(CCR Updated But Operands Not Changed)  | —             | — |   |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1  | A1<br>B1<br>C1<br>D1<br>E1<br>F1<br>9ED1<br>9EE1 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ee ff<br>ff                      | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| COM <i>opr8a</i><br>COMA<br>COMX<br>COM <i>opr8,X</i><br>COM , <i>X</i><br>COM <i>opr8,SP</i>   | Complement (One's Complement)            | M ← (M) = 0xFF - (M)<br>A ← (A) = 0xFF - (A)<br>X ← (X) = 0xFF - (X)<br>M ← (M) = 0xFF - (M)<br>M ← (M) = 0xFF - (M)<br>M ← (M) = 0xFF - (M) | 0             | — | — |   |   | 1 | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1  | 33<br>43<br>53<br>63<br>73<br>9E63               | dd<br>1<br>1<br>5<br>4<br>6  | 5<br>1<br>1<br>5<br>4<br>6           |
| CPHX <i>opr16a</i><br>CPHX # <i>opr16i</i><br>CPHX <i>opr8a</i><br>CPHX <i>opr8,SP</i>  | Compare Index Register (H:X) with Memory | (H:X) - (M:M + 0x0001)<br>(CCR Updated But Operands Not Changed)   | —             | — |   |   |   |   | EXT<br>IMM<br>DIR<br>SP1   | 3E<br>65<br>75<br>9EF3                           | hh ll<br>jj kk<br>dd<br>ff   | 6<br>3<br>5<br>6                     |


Table 7-2. HCS08 Instruction Set Summary (Sheet 4 of 7)

| Source Form   | Operation   | Description  | Effect on CCR |   |   |   |   |   | Address Mode  | Opcode   | Operand   | Bus Cycles <sup>1</sup>              |
|---|---|--|---------------|---|---|---|---|---|---|--|---|--------------------------------------|
|   |   |  | V             | H | I | N | Z | C |   |  |   |                                      |
| CPX #opr8i<br>CPX opr8a<br>CPX opr16a<br>CPX oprx16,X<br>CPX oprx8,X<br>CPX ,X<br>CPX oprx16,SP<br>CPX oprx8,SP | Compare X (Index Register Low) with Memory                | (X) – (M)<br>(CCR Updated But Operands Not Changed)  | –             | – |   |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A3<br>B3<br>C3<br>D3<br>E3<br>F3<br>9ED3<br>9EE3 | ii<br>dd<br>hh ll<br>ee ff<br>ff                | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| DAA   | Decimal Adjust Accumulator After ADD or ADC of BCD Values | (A) <sub>10</sub>  | U             | – | – |   |   |   | INH   | 72   |   | 1                                    |
| DBNZ opr8a,rel<br>DBNZA rel<br>DBNZX rel<br>DBNZ oprx8,X,rel<br>DBNZ ,X,rel<br>DBNZ oprx8,SP,rel                | Decrement and Branch if Not Zero                          | Decrement A, X, or M<br>Branch if (result) ≠ 0<br>DBNZX Affects X Not H  | –             | – | – | – | – | – | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3B<br>4B<br>5B<br>6B<br>7B<br>9E6B               | dd rr<br>rr rr<br>rr rr<br>ff rr<br>ff rr       | 7<br>4<br>4<br>7<br>6<br>8           |
| DEC opr8a<br>DECA<br>DECX<br>DEC oprx8,X<br>DEC ,X<br>DEC oprx8,SP  | Decrement   | M ← (M) – 0x01<br>A ← (A) – 0x01<br>X ← (X) – 0x01<br>M ← (M) – 0x01<br>M ← (M) – 0x01<br>M ← (M) – 0x01                         | –             | – |   |   |   | – | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3A<br>4A<br>5A<br>6A<br>7A<br>9E6A               | dd<br>ff<br>ff<br>ff<br>ff                      | 5<br>1<br>1<br>5<br>4<br>6           |
| DIV   | Divide  | A ← (H:A)÷(X)<br>H ← Remainder   | –             | – | – | – |   |   | INH   | 52   |   | 6                                    |
| EOR #opr8i<br>EOR opr8a<br>EOR opr16a<br>EOR oprx16,X<br>EOR oprx8,X<br>EOR ,X<br>EOR oprx16,SP<br>EOR oprx8,SP | Exclusive OR Memory with Accumulator                      | A ← (A ⊕ M)  | 0             | – | – |   |   | – | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A8<br>B8<br>C8<br>D8<br>E8<br>F8<br>9ED8<br>9EE8 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| INC opr8a<br>INCA<br>INCX<br>INC oprx8,X<br>INC ,X<br>INC oprx8,SP  | Increment   | M ← (M) + 0x01<br>A ← (A) + 0x01<br>X ← (X) + 0x01<br>M ← (M) + 0x01<br>M ← (M) + 0x01<br>M ← (M) + 0x01                         | –             | – |   |   |   | – | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3C<br>4C<br>5C<br>6C<br>7C<br>9E6C               | dd<br>ff<br>ff<br>ff<br>ff                      | 5<br>1<br>1<br>5<br>4<br>6           |
| JMP opr8a<br>JMP opr16a<br>JMP oprx16,X<br>JMP oprx8,X<br>JMP ,X  | Jump  | PC ← Jump Address  | –             | – | – | – | – | – | DIR<br>EXT<br>IX2<br>IX1<br>IX                      | BC<br>CC<br>DC<br>EC<br>FC                       | dd<br>hh ll<br>ee ff<br>ff                      | 3<br>4<br>4<br>3<br>3                |
| JSR opr8a<br>JSR opr16a<br>JSR oprx16,X<br>JSR oprx8,X<br>JSR ,X  | Jump to Subroutine  | PC ← (PC) + n (n = 1, 2, or 3)<br>Push (PCL); SP ← (SP) – 0x0001<br>Push (PCH); SP ← (SP) – 0x0001<br>PC ← Unconditional Address | –             | – | – | – | – | – | DIR<br>EXT<br>IX2<br>IX1<br>IX                      | BD<br>CD<br>DD<br>ED<br>FD                       | dd<br>hh ll<br>ee ff<br>ff                      | 5<br>6<br>6<br>5<br>5                |
| LDA #opr8i<br>LDA opr8a<br>LDA opr16a<br>LDA oprx16,X<br>LDA oprx8,X<br>LDA ,X<br>LDA oprx16,SP<br>LDA oprx8,SP | Load Accumulator from Memory                              | A ← (M)  | 0             | – | – |   |   | – | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A6<br>B6<br>C6<br>D6<br>E6<br>F6<br>9ED6<br>9EE6 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| LDHX #opr16i<br>LDHX opr8a<br>LDHX opr16a<br>LDHX ,X<br>LDHX oprx16,X<br>LDHX oprx8,X<br>LDHX oprx8,SP          | Load Index Register (H:X) from Memory                     | H:X ← (M:M + 0x0001)   | 0             | – | – |   |   | – | IMM<br>DIR<br>EXT<br>IX<br>IX2<br>IX1<br>SP1        | 45<br>55<br>32<br>9EAЕ<br>9EBЕ<br>9ЕСЕ<br>9ЕFF   | jj kk<br>dd hh ll<br>ee ff<br>ff                | 3<br>4<br>5<br>6<br>5<br>5<br>5      |

Table 7-2. HCS08 Instruction Set Summary (Sheet 5 of 7)

| Source Form   | Operation                               | Description  | Effect on CCR |   |   |   |   |   | Address Mode  | Opcode   | Operand   | Bus Cycles <sup>1</sup>              |
|---|---|--|---------------|---|---|---|---|---|---|--|---|--------------------------------------|
|   |   |  | V             | H | I | N | Z | C |   |  |   |                                      |
| LDX #opr8i<br>LDX opr8a<br>LDX opr16a<br>LDX oprx16,X<br>LDX oprx8,X<br>LDX ,X<br>LDX oprx16,SP<br>LDX oprx8,SP | Load X (Index Register Low) from Memory | X ← (M)  | 0             | — | — |   |   | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | AE<br>BE<br>CE<br>DE<br>EE<br>FE<br>9EDE<br>9EEE | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| LSL opr8a<br>LSLA<br>LSLX<br>LSL oprx8,X<br>LSL ,X<br>LSL oprx8,SP  | Logical Shift Left (Same as ASL)        |  | —             | — |   |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 38<br>48<br>58<br>68<br>78<br>9E68               | dd<br>ff<br>ff<br>ff                            | 5<br>1<br>1<br>5<br>4<br>6           |
| LSR opr8a<br>LSRA<br>LSRX<br>LSR oprx8,X<br>LSR ,X<br>LSR oprx8,SP  | Logical Shift Right                     |  | —             | — | 0 |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 34<br>44<br>54<br>64<br>74<br>9E64               | dd<br>ff<br>ff<br>ff                            | 5<br>1<br>1<br>5<br>4<br>6           |
| MOV opr8a,opr8a<br>MOV opr8a,X+<br>MOV #opr8i,opr8a<br>MOV ,X+,opr8a  | Move                                    | (M) <sub>destination</sub> ← (M) <sub>source</sub><br>H:X ← (H:X) + 0x0001 in IX+/DIR and DIR/IX+ Modes  | 0             | — | — |   |   | — | DIR/DIR<br>DIR/IX+<br>IMM/DIR<br>IX+/DIR            | 4E<br>5E<br>6E<br>7E                             | dd dd<br>dd ii dd<br>dd                         | 5<br>5<br>4<br>5                     |
| MUL   | Unsigned multiply                       | X:A ← (X) × (A)  | —             | 0 | — | — | — | 0 | INH   | 42   |   | 5                                    |
| NEG opr8a<br>NEGA<br>NEGX<br>NEG oprx8,X<br>NEG ,X<br>NEG oprx8,SP  | Negate (Two's Complement)               | M ← —(M) = 0x00 — (M)<br>A ← —(A) = 0x00 — (A)<br>X ← —(X) = 0x00 — (X)<br>M ← —(M) = 0x00 — (M)<br>M ← —(M) = 0x00 — (M)<br>M ← —(M) = 0x00 — (M) | —             | — |   |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 30<br>40<br>50<br>60<br>70<br>9E60               | dd<br>ff<br>ff<br>ff<br>ff                      | 5<br>1<br>1<br>5<br>4<br>6           |
| NOP   | No Operation                            | Uses 1 Bus Cycle   | —             | — | — | — | — | — | INH   | 9D   |   | 1                                    |
| NSA   | Nibble Swap Accumulator                 | A ← (A[3:0]:A[7:4])  | —             | — | — | — | — | — | INH   | 62   |   | 1                                    |
| ORA #opr8i<br>ORA opr8a<br>ORA opr16a<br>ORA oprx16,X<br>ORA oprx8,X<br>ORA ,X<br>ORA oprx16,SP<br>ORA oprx8,SP | Inclusive OR Accumulator and Memory     | A ← (A)   (M)  | 0             | — | — |   |   | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | AA<br>BA<br>CA<br>DA<br>EA<br>FA<br>9EDA<br>9EEA | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ff<br>ff    | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| PSHA  | Push Accumulator onto Stack             | Push (A); SP ← (SP) - 0x0001   | —             | — | — | — | — | — | INH   | 87   |   | 2                                    |
| PSHH  | Push H (Index Register High) onto Stack | Push (H); SP ← (SP) - 0x0001   | —             | — | — | — | — | — | INH   | 8B   |   | 2                                    |
| PSHX  | Push X (Index Register Low) onto Stack  | Push (X); SP ← (SP) - 0x0001   | —             | — | — | — | — | — | INH   | 89   |   | 2                                    |
| PULA  | Pull Accumulator from Stack             | SP ← (SP + 0x0001); Pull (A)   | —             | — | — | — | — | — | INH   | 86   |   | 3                                    |
| PULH  | Pull H (Index Register High) from Stack | SP ← (SP + 0x0001); Pull (H)   | —             | — | — | — | — | — | INH   | 8A   |   | 3                                    |
| PULX  | Pull X (Index Register Low) from Stack  | SP ← (SP + 0x0001); Pull (X)   | —             | — | — | — | — | — | INH   | 88   |   | 3                                    |
| ROL opr8a<br>ROLA<br>ROLX<br>ROL oprx8,X<br>ROL ,X<br>ROL oprx8,SP  | Rotate Left through Carry               |  | —             | — |   |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 39<br>49<br>59<br>69<br>79<br>9E69               | dd<br>ff<br>ff<br>ff<br>ff                      | 5<br>1<br>1<br>5<br>4<br>6           |

Table 7-2. HCS08 Instruction Set Summary (Sheet 6 of 7)

| Source Form   | Operation   | Description   | Effect on CCR |   |   |   |   |   | Address Mode  | Opcode   | Operand                          | Bus Cycles <sup>1</sup>              |
|---|---|---|---------------|---|---|---|---|---|---|--|----------------------------------|--------------------------------------|
|   |   |   | V             | H | I | N | Z | C |   |  |                                  |                                      |
| ROR <i>opr8a</i><br>RORA<br>RORX<br>ROR <i>opr8,X</i><br>ROR <i>X</i><br>ROR <i>opr8,SP</i>   | Rotate Right through Carry  |    | —             | — |   |   |   |   | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 36<br>46<br>56<br>66<br>76<br>9E66               | dd<br>ff<br>ff                   | 5<br>1<br>1<br>5<br>4<br>6           |
| RSP   | Reset Stack Pointer   | SP ← 0xFF<br>(High Byte Not Affected)   | —             | — | — | — | — | — | INH   | 9C   |                                  | 1                                    |
| RTI   | Return from Interrupt   | SP ← (SP) + 0x0001; Pull (CCR)<br>SP ← (SP) + 0x0001; Pull (A)<br>SP ← (SP) + 0x0001; Pull (X)<br>SP ← (SP) + 0x0001; Pull (PCH)<br>SP ← (SP) + 0x0001; Pull (PCL)  |               |   |   |   |   |   | INH   | 80   |                                  | 9                                    |
| RTS   | Return from Subroutine  | SP ← SP + 0x0001; Pull (PCH)<br>SP ← SP + 0x0001; Pull (PCL)  | —             | — | — | — | — | — | INH   | 81   |                                  | 6                                    |
| SBC # <i>opr8i</i><br>SBC <i>opr8a</i><br>SBC <i>opr16a</i><br>SBC <i>opr16,X</i><br>SBC <i>opr8,X</i><br>SBC <i>X</i><br>SBC <i>opr16,SP</i><br>SBC <i>opr8,SP</i> | Subtract with Carry   | A ← (A) – (M) – (C)   | —             | — |   |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A2<br>B2<br>C2<br>D2<br>E2<br>F2<br>9ED2<br>9EE2 | ii<br>dd<br>hh II<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| SEC   | Set Carry Bit   | C ← 1   | —             | — | — | — | — | 1 | INH   | 99   |                                  | 1                                    |
| SEI   | Set Interrupt Mask Bit  | I ← 1   | —             | — | 1 | — | — | — | INH   | 9B   |                                  | 1                                    |
| STA <i>opr8a</i><br>STA <i>opr16a</i><br>STA <i>opr16,X</i><br>STA <i>opr8,X</i><br>STA <i>X</i><br>STA <i>opr16,SP</i><br>STA <i>opr8,SP</i>                       | Store Accumulator in Memory   | M ← (A)   | 0             | — | — |   |   |   | DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1        | B7<br>C7<br>D7<br>E7<br>F7<br>9ED7<br>9EE7       | dd<br>hh II<br>ee ff<br>ff       | 3<br>4<br>4<br>3<br>2<br>5<br>4      |
| STHX <i>opr8a</i><br>STHX <i>opr16a</i><br>STHX <i>opr8,SP</i>  | Store H:X (Index Reg.)  | (M:M + 0x0001) ← (H:X)  | 0             | — | — |   |   |   | DIR<br>EXT<br>SP1                                   | 35<br>96<br>9EFF                                 | dd<br>hh II<br>ff                | 4<br>5<br>5                          |
| STOP  | Enable Interrupts:<br>Stop Processing<br>Refer to MCU Documentation | I bit ← 0; Stop Processing  | —             | — | 0 | — | — | — | INH   | 8E   |                                  | 2+                                   |
| STX <i>opr8a</i><br>STX <i>opr16a</i><br>STX <i>opr16,X</i><br>STX <i>opr8,X</i><br>STX <i>X</i><br>STX <i>opr16,SP</i><br>STX <i>opr8,SP</i>                       | Store X (Low 8 Bits of Index Register) in Memory                    | M ← (X)   | 0             | — | — |   |   |   | DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1        | BF<br>CF<br>DF<br>EF<br>FF<br>9EDF<br>9EEF       | dd<br>hh II<br>ee ff<br>ff       | 3<br>4<br>4<br>3<br>2<br>5<br>4      |
| SUB # <i>opr8i</i><br>SUB <i>opr8a</i><br>SUB <i>opr16a</i><br>SUB <i>opr16,X</i><br>SUB <i>opr8,X</i><br>SUB <i>X</i><br>SUB <i>opr16,SP</i><br>SUB <i>opr8,SP</i> | Subtract  | A ← (A) – (M)   | —             | — |   |   |   |   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP2<br>SP1 | A0<br>B0<br>C0<br>D0<br>E0<br>F0<br>9ED0<br>9EE0 | ii<br>dd<br>hh II<br>ee ff<br>ff | 2<br>3<br>4<br>4<br>3<br>3<br>5<br>4 |
| SWI   | Software Interrupt  | PC ← (PC) + 0x0001<br>Push (PCL); SP ← (SP) – 0x0001<br>Push (PCH); SP ← (SP) – 0x0001<br>Push (X); SP ← (SP) – 0x0001<br>Push (A); SP ← (SP) – 0x0001<br>Push (CCR); SP ← (SP) – 0x0001<br>I ← 1;<br>PCH ← Interrupt Vector High Byte<br>PCL ← Interrupt Vector Low Byte | —             | — | 1 | — | — | — | INH   | 83   |                                  | 11                                   |

**Table 7-2. HCS08 Instruction Set Summary (Sheet 7 of 7)**

| Source Form   | Operation                                      | Description  | Effect on CCR |   |   |   |   |   | Address Mode                          | Opcode                             | Operand  | Bus Cycles <sup>1</sup>    |
|---|--|--|---------------|---|---|---|---|---|---------------------------------------|------------------------------------|----------|----------------------------|
|   |  |  | V             | H | I | N | Z | C |                                       |                                    |          |                            |
| TAP   | Transfer Accumulator to CCR                    | CCR ← (A)  |               |   |   |   |   |   | INH                                   | 84                                 |          | 1                          |
| TAX   | Transfer Accumulator to X (Index Register Low) | X ← (A)  | —             | — | — | — | — | — | INH                                   | 97                                 |          | 1                          |
| TPA   | Transfer CCR to Accumulator                    | A ← (CCR)  | —             | — | — | — | — | — | INH                                   | 85                                 |          | 1                          |
| TST <i>opr8a</i><br>TSTA<br>TSTX<br>TST <i>opr8,X</i><br>TST ,X<br>TST <i>opr8,SP</i> | Test for Negative or Zero                      | (M) – 0x00<br>(A) – 0x00<br>(X) – 0x00<br>(M) – 0x00<br>(M) – 0x00<br>(M) – 0x00 | 0             | — | — | — | — | — | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1 | 3D<br>4D<br>5D<br>6D<br>7D<br>9E6D | dd<br>ff | 4<br>1<br>1<br>4<br>3<br>5 |
| TSX   | Transfer SP to Index Reg.                      | H:X ← (SP) + 0x0001  |               |   |   |   |   |   |                                       |                                    |          |                            |
| TXA   | Transfer X (Index Reg. Low) to Accumulator     | A ← (X)  | —             | — | — | — | — | — | INH                                   | 9F                                 |          | 1                          |
| TXS   | Transfer Index Reg. to SP                      | SP ← (H:X) – 0x0001  | —             | — | — | — | — | — | INH                                   | 94                                 |          | 2                          |
| WAIT  | Enable Interrupts; Wait for Interrupt          | I bit ← 0; Halt CPU  | —             | — | 0 | — | — | — | INH                                   | 8F                                 |          | 2+                         |

<sup>1</sup> Bus clock frequency is one-half of the CPU clock frequency.