

# Arquitectura de Computadores Avançada

Grupo 1

Fábio Alves

NMEC: 84734

Ricardo Pombeiro

NMEC: 71718

Prof. António Rui Borges



# Parallel Encoder

$$\mathbf{G} = \begin{bmatrix} 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}$$

$$X_0 = M_4$$

$$X_1 = M_4 \oplus M_1$$

$$X_2 = M_4 \oplus M_2$$

$$X_3 = M_4 \oplus M_1 \oplus M_2$$


$$X_4 = M_4 \oplus M_3$$

$$X_5 = M_4 \oplus M_1 \oplus M_3$$

$$X_6 = M_4 \oplus M_2 \oplus M_3$$

$$X_7 = M_4 \oplus M_2 \oplus M_3 \oplus M_1$$

# Parallel Encoder





# Parallel Decoder

$$C01 = X0 \oplus X1$$

$$C02 = X2 \oplus X3$$

$$C03 = X4 \oplus X5$$

$$C04 = X6 \oplus X7$$

$$C11 = X0 \oplus X2$$

$$C12 = X1 \oplus X3$$

$$C13 = X4 \oplus X6$$

$$C14 = X5 \oplus X7$$

$$C21 = X0 \oplus X4$$

$$C22 = X1 \oplus X5$$

$$C23 = X2 \oplus X6$$

$$C24 = X3 \oplus X7$$

$$M1 = C01 \bullet C02 \bullet (C03 + C04) + C03 \bullet C04 \bullet (C01 + C02)$$

$$M2 = C11 \bullet C12 \bullet (C13 + C14) + C13 \bullet C14 \bullet (C11 + C12)$$

$$M3 = C21 \bullet C22 \bullet (C23 + C24) + C23 \bullet C24 \bullet (C21 + C22)$$

$$Z1 = \overline{(C01 + C02 + (C03 \bullet C04)) \bullet (C03 + C04 + (C01 \bullet C02))}$$

$$Z2 = \overline{(C11 + C12 + (C13 \bullet C14)) \bullet (C13 + C14 + (C11 \bullet C12))}$$

$$V1 = C02 \oplus C03 \oplus C04$$

$$V2 = C12 \oplus C13 \oplus C14$$

$$\text{Valid} = V1 \bullet V2$$

$$D1 = M1 + Z1$$

$$D2 = M2 + Z2$$

$$M4 = \overline{D1 + D2} \bullet [C01 \oplus M1] \oplus X0$$

# Parallel Decoder

