

Arquitectura de Computadores Avançada

Grupo 1

Fábio Alves

NMEC: 84734

Ricardo Pombeiro

NMEC: 71718

Prof. António Rui Borges

Parallel Encoder


$$X0 = M4$$

$$X4 = M4 \oplus M3$$

$$X5 = M4 \oplus M1 \oplus M3$$

$$X7 = M4 \oplus M2 \oplus M3 \oplus M1$$





Parallel Decoder

C21 = X0

X4

C22 = X1

X5

C23 = X2

X6

 $C24 = X3 \oplus X7$

```
C01 = X0 

X1
                                     C11 = X0 

X2
C02 = X2 

X3
                                     C12 = X1 

X3
C03 = X4 

X5
                                     C13 = X4 \oplus X6
C04 = X6 ⊕ X7
                                     C14 = X5 \oplus X7
M1 = C01 \bullet C02 \bullet (C03 + C04) + C03 \bullet C04 \bullet (C01 + C02)
M2 = C11 \bullet C12 \bullet (C13 + C14) + C13 \bullet C14 \bullet (C11 + C12)
M3 = C21 \bullet C22 \bullet (C23 + C24) + C23 \bullet C24 \bullet (C21 + C22)
Z1 = (C01 + C02 + (C03 \bullet C04)) \bullet (C03 + C04 + (C01 \bullet C02))
Z2 = (C11 + C12 + (C13 \bullet C14)) \bullet (C13 + C14 + (C11 \bullet C12))
V1 = C02 ⊕ C03 ⊕ C04
                                     V2 = C12 ⊕ C13 ⊕ C14
Valid = V1 • V2
D1 = M1 + Z1
D2 = M2 + Z2
M4 = D1 + D2 \bullet [C01 \oplus M1] \oplus X0
```

Parallel Decoder

