

35.1 Abbreviations

Table 692. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DCC	Debug Communication Channel
DMA	Direct Memory Access
DSP	Digital Signal Processing
EOP	End Of Packet
ETM	Embedded Trace Macrocell
GPIO	General Purpose Input/Output
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
MIIM	Media Independent Interface Management
PHY	Physical Layer
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RMII	Reduced Media Independent Interface
SE0	Single Ended Zero
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

35.2 Legal information

35.2.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

35.2.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

35.2.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

35.3 Tables

Table 1.	Ordering information	9	Table 36.	PLL1 Divider values	55
Table 2.	Ordering options for LPC176x/5x parts	9	Table 37.	PLL1 Multiplier values	55
Table 3.	LPC176x/5x memory usage and details	14	Table 38.	CPU Clock Configuration register (CCLKCFG - address 0x400F C104) bit description	57
Table 4.	APB0 peripherals and base addresses	16	Table 39.	USB Clock Configuration register (USBCLKCFG - address 0x400F C108) bit description	58
Table 5.	APB1 peripherals and base addresses	17	Table 40.	Peripheral Clock Selection register 0 (PCLKSEL0 - address 0x400F C1A8) bit description	58
Table 6.	Pin summary	19	Table 41.	Peripheral Clock Selection register 1 (PCLKSEL1 - address 0x400F C1AC) bit description	59
Table 7.	Summary of system control registers	20	Table 42.	Peripheral Clock Selection register bit values	59
Table 8.	Reset Source Identification register (RSID - address 0x400F C180) bit description	23	Table 43.	Power Control registers	62
Table 9.	External Interrupt registers	26	Table 44.	Power Mode Control register (PCON - address 0x400F C0C0) bit description	63
Table 10.	External Interrupt Flag register (EXTINT - address 0x400F C140) bit description	27	Table 45.	Encoding of reduced power modes	64
Table 11.	External Interrupt Mode register (EXTMODE - address 0x400F C148) bit description	28	Table 46.	Power Control for Peripherals register (PCONP - address 0x400F C0C4) bit description	65
Table 12.	External Interrupt Polarity register (EXTPOLAR - address 0x400F C14C) bit description	28	Table 47.	Clock Output Configuration register (CLKOUTCFG - 0x400F C1C8) bit description	68
Table 13.	System Controls and Status register (SCS - address 0x400F C1A0) bit description	30	Table 48.	Summary of flash accelerator registers	71
Table 14.	Summary of system control registers	32	Table 49.	Flash Accelerator Configuration register (FLASHCFG - address 0x400F C000) bit description	72
Table 15.	Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode (OSCRANGE = 0, see Table 13)	34	Table 50.	Connection of interrupt sources to the Vectored Interrupt Controller	75
Table 16.	Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) high frequency mode (OSCRANGE = 1, see Table 13)	34	Table 51.	NVIC register map	78
Table 17.	Clock Source Select register (CLKSRCSEL - address 0x400F C10C) bit description	36	Table 52.	Interrupt Set-Enable Register 0 register (ISER0 - 0xE000 E100)	79
Table 18.	PLL0 registers	38	Table 53.	Interrupt Set-Enable Register 1 register (ISER1 - 0xE000 E104)	80
Table 19.	PLL Control register (PLL0CON - address 0x400F C080) bit description	39	Table 54.	Interrupt Clear-Enable Register 0 (ICER0 - 0xE000 E180)	81
Table 20.	PLL0 Configuration register (PLL0CFG - address 0x400F C084) bit description	39	Table 55.	Interrupt Clear-Enable Register 1 register (ICER1 - 0xE000 E184)	82
Table 21.	Multiplier values for PLL0 with a 32 kHz input	40	Table 56.	Interrupt Set-Pending Register 0 register (ISPR0 - 0xE000 E200)	83
Table 22.	PLL Status register (PLL0STAT - address 0x400F C088) bit description	41	Table 57.	Interrupt Set-Pending Register 1 register (ISPR1 - 0xE000 E204)	84
Table 23.	PLL control bit combinations	42	Table 58.	Interrupt Clear-Pending Register 0 register (ICPR0 - 0xE000 E280)	85
Table 24.	PLL Feed register (PLL0FEED - address 0x400F C08C) bit description	42	Table 59.	Interrupt Set-Pending Register 1 register (ISPR1 - 0xE000 E204)	86
Table 25.	PLL frequency parameter	43	Table 60.	Interrupt Active Bit Register 0 (IABR0 - 0xE000 E300)	87
Table 26.	Additional Multiplier Values for use with a Low Frequency Clock Input	43	Table 61.	Interrupt Active Bit Register 1 (IABR1 - 0xE000 E304)	88
Table 27.	Summary of PLL0 examples	45	Table 62.	Interrupt Priority Register 0 (IPR0 - 0xE000 E400)	89
Table 28.	Potential values for PLL example	47	Table 63.	Interrupt Priority Register 1 (IPR1 - 0xE000 E404)	89
Table 29.	PLL1 registers	49	Table 64.	Interrupt Priority Register 2 (IPR2 - 0xE000 E408)	89
Table 30.	PLL1 Control register (PLL1CON - address 0x400F C0A0) bit description	51	Table 65.	Interrupt Priority Register 3 (IPR3 - 0xE000 E40C)	90
Table 31.	PLL Configuration register (PLL1CFG - address 0x400F C0A4) bit description	51	Table 66.	Interrupt Priority Register 4 (IPR4 - 0xE000 E410)	90
Table 32.	PLL1 Status register (PLL1STAT - address 0x400F C0A8) bit description	52			
Table 33.	PLL1 control bit combinations	52			
Table 34.	PLL1 Feed register (PLL1FEED - address 0x400F C0AC) bit description	53			
Table 35.	Elements determining PLL frequency	54			

Table 67. Interrupt Priority Register 5 (IPR5 - 0xE000 E414) 90	description 127
Table 68. Interrupt Priority Register 6 (IPR6 - 0xE000 E418) 91	Table 98. Open Drain Pin Mode select register 3 (PINMODE_OD3 - address 0x4002 C074) bit description 128
Table 69. Interrupt Priority Register 7 (IPR7 - 0xE000 E41C) 91	Table 99. Open Drain Pin Mode select register 4 (PINMODE_OD4 - address 0x4002 C078) bit description 128
Table 70. Interrupt Priority Register 8 (IPR8 - 0xE000 E420) 91	Table 100. I2C Pin Configuration register (I2CPADCFG - address 0x4002 C07C) bit description 129
Table 71. Software Trigger Interrupt Register (STIR - 0xE000 EF00) 92	Table 101. GPIO pin description 131
Table 72. Pin allocation table TFBGA100 package 94	Table 102. GPIO register map (local bus accessible registers - enhanced GPIO features) 132
Table 73. Pin description (LPC175x) 96	Table 103. GPIO interrupt register map 133
Table 74. Pin description (LPC176x) 103	Table 104. Fast GPIO port Direction register FIO0DIR to FIO4DIR - addresses 0x2009 C000 to 0x2009 C080) bit description 133
Table 75. Summary of PINSEL registers 114	Table 105. Fast GPIO port Direction control byte and half-word accessible register description 134
Table 76. Pin function select register bits 114	Table 106. Fast GPIO port output Set register (FIO0SET to FIO4SET - addresses 0x2009 C018 to 0x2009 C098) bit description 135
Table 77. Pin Mode Select register Bits 115	Table 107. Fast GPIO port output Set byte and half-word accessible register description 135
Table 78. Open Drain Pin Mode Select register Bits . . . 115	Table 108. Fast GPIO port output Clear register (FIO0CLR to FIO4CLR - addresses 0x2009 C01C to 0x2009 C09C) bit description 136
Table 79. Pin Connect Block Register Map 117	Table 109. Fast GPIO port output Clear byte and half-word accessible register description 136
Table 80. Pin function select register 0 (PINSEL0 - address 0x4002 C000) bit description 118	Table 110. Fast GPIO port Pin value register (FIO0PIN to FIO4PIN - addresses 0x2009 C014 to 0x2009 C094) bit description 138
Table 81. Pin function select register 1 (PINSEL1 - address 0x4002 C004) bit description 118	Table 111. Fast GPIO port Pin value byte and half-word accessible register description 138
Table 82. Pin function select register 2 (PINSEL2 - address 0x4002 C008) bit description 119	Table 112. Fast GPIO port Mask register (FIO0MASK to FIO4MASK - addresses 0x2009 C010 to 0x2009 C090) bit description 139
Table 83. Pin function select register 3 (PINSEL3 - address 0x4002 C00C) bit description 119	Table 113. Fast GPIO port Mask byte and half-word accessible register description 140
Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description 120	Table 114. GPIO overall Interrupt Status register (IOIntStatus - address 0x4002 8080) bit description 141
Table 85. Pin function select register 7 (PINSEL7 - address 0x4002 C01C) bit description 121	Table 115. GPIO Interrupt Enable for port 0 Rising Edge (IOIntEnR - 0x4002 8090) bit description . . 141
Table 86. Pin function select register 9 (PINSEL9 - address 0x4002 C024) bit description 121	Table 116. GPIO Interrupt Enable for port 2 Rising Edge (IO2IntEnR - 0x4002 80B0) bit description . . 142
Table 87. Pin function select register 10 (PINSEL10 - address 0x4002 C028) bit description 121	Table 117. GPIO Interrupt Enable for port 0 Falling Edge (IOIntEnF - address 0x4002 8094) bit description 143
Table 88. Pin Mode select register 0 (PINMODE0 - address 0x4002 C040) bit description 122	Table 118. GPIO Interrupt Enable for port 2 Falling Edge (IO2IntEnF - 0x4002 80B4) bit description . . 144
Table 89. Pin Mode select register 1 (PINMODE1 - address 0x4002 C044) bit description 122	Table 119. GPIO Interrupt Status for port 0 Rising Edge Interrupt (IOIntStatR - 0x4002 8084) bit description 145
Table 90. Pin Mode select register 2 (PINMODE2 - address 0x4002 C048) bit description 123	Table 120. GPIO Interrupt Status for port 2 Rising Edge Interrupt (IO2IntStatR - 0x4002 80A4) bit description 146
Table 91. Pin Mode select register 3 (PINMODE3 - address 0x4002 C04C) bit description 123	Table 121. GPIO Interrupt Status for port 0 Falling Edge
Table 92. Pin Mode select register 4 (PINMODE4 - address 0x4002 C050) bit description 124	
Table 93. Pin Mode select register 7 (PINMODE7 - address 0x4002 C05C) bit description 125	
Table 94. Pin Mode select register 9 (PINMODE9 - address 0x4002 C064) bit description 125	
Table 95. Open Drain Pin Mode select register 0 (PINMODE_OD0 - address 0x4002 C068) bit description 125	
Table 96. Open Drain Pin Mode select register 1 (PINMODE_OD1 - address 0x4002 C06C) bit description 126	
Table 97. Open Drain Pin Mode select register 2 (PINMODE_OD2 - address 0x4002 C070) bit	

Interrupt (IO0IntStatF - 0x4002 8088) bit description	146	(RxDescriptor - address 0x5000 0108) bit description	169
Table 122. GPIO Interrupt Status for port 2 Falling Edge Interrupt (IO2IntStatF - 0x4002 80A8) bit description	147	Table 152. receive Status Base Address register (RxStatus - address 0x5000 010C) bit description	169
Table 123. GPIO Interrupt Clear register for port 0 (IO0IntClr - 0x4002 808C) bit description	148	Table 153. Receive Number of Descriptors register (RxDescriptor - address 0x5000 0110) bit description	170
Table 124. GPIO Interrupt Clear register for port 2 (IO2IntClr - 0x4002 80AC) bit description	149	Table 154. Receive Produce Index register (RxProduceIndex - address 0x5000 0114) bit description	170
Table 125. Ethernet acronyms, abbreviations, and definitions	151	Table 155. Receive Consume Index register (RxConsumeIndex - address 0x5000 0118) bit description	170
Table 126. Example PHY Devices.	157	Table 156. Transmit Descriptor Base Address register (TxDescriptor - address 0x5000 011C) bit description	171
Table 127. Ethernet RMII pin descriptions.	157	Table 157. Transmit Status Base Address register (TxStatus - address 0x5000 0120) bit description	171
Table 128. Ethernet MIIM pin descriptions	157	Table 158. Transmit Number of Descriptors register (TxDescriptorNumber - address 0x5000 0124) bit description	171
Table 129. Ethernet register definitions	158	Table 159. Transmit Produce Index register (TxProduceIndex - address 0x5000 0128) bit description	172
Table 130. MAC Configuration register 1 (MAC1 - address 0x5000 0000) bit description	160	Table 160. Transmit Consume Index register (TxConsumeIndex - address 0x5000 012C) bit description	172
Table 131. MAC Configuration register 2 (MAC2 - address 0x5000 0004) bit description	161	Table 161. Transmit Status Vector 0 register (TSV0 - address 0x5000 0158) bit description	173
Table 132. Pad operation	162	Table 162. Transmit Status Vector 1 register (TSV1 - address 0x5000 015C) bit description	174
Table 133. Back-to-back Inter-packet-gap register (IPGT - address 0x5000 0008) bit description.	162	Table 163. Receive Status Vector register (RSV - address 0x5000 0160) bit description	174
Table 134. Non Back-to-back Inter-packet-gap register (IPGR - address 0x5000 000C) bit description.	162	Table 164. Flow Control Counter register (FlowControlCounter - address 0x5000 0170) bit description	175
Table 135. Collision Window / Retry register (CLRT - address 0x5000 0010) bit description	163	Table 165. Flow Control Status register (FlowControlStatus - address 0x5000 0174) bit description	175
Table 136. Maximum Frame register (MAXF - address 0x5000 0014) bit description	163	Table 166. Receive Filter Control register (RxFilterCtrl - address 0x5000 0200) bit description	176
Table 137. PHY Support register (SUPP - address 0x5000 0018) bit description	163	Table 167. Receive Filter WoL Status register (RxFilterWoLStatus - address 0x5000 0204) bit description	176
Table 138. Test register (TEST - address 0x5000) bit description	164	Table 168. Receive Filter WoL Clear register (RxFilterWoLClear - address 0x5000 0208) bit description	177
Table 139. MII Mgmt Configuration register (MCFG - address 0x5000 0020) bit description	164	Table 169. Hash Filter Table LSBs register (HashFilterL - address 0x5000 0210) bit description	178
Table 140. Clock select encoding.	164	Table 170. Hash Filter MSBs register (HashFilterH - address 0x5000 0214) bit description	178
Table 141. MII Mgmt Command register (MCMD - address 0x5000 0024) bit description	165	Table 171. Interrupt Status register (IntStatus - address 0x5000 0FE0) bit description	178
Table 142. MII Mgmt Address register (MADR - address 0x5000 0028) bit description	165	Table 172. Interrupt Enable register (intEnable - address 0x5000 0FE4) bit description	179
Table 143. MII Mgmt Write Data register (MWTD - address 0x5000 002C) bit description	166	Table 173. Interrupt Clear register (IntClear - address 0x5000 0FE8) bit description	180
Table 144. MII Mgmt Read Data register (MRDD - address 0x5000 0030) bit description	166	Table 174. Interrupt Set register (IntSet - address	
Table 145. MII Mgmt Indicators register (MIND - address 0x5000 0034) bit description	166		
Table 146. Station Address register (SA0 - address 0x5000 0040) bit description	167		
Table 147. Station Address register (SA1 - address 0x5000 0044) bit description	167		
Table 148. Station Address register (SA2 - address 0x5000 0048) bit description	167		
Table 149. Command register (Command - address 0x5000 0100) bit description	168		
Table 150. Status register (Status - address 0x5000 0104) bit description	168		
Table 151. Receive Descriptor Base Address register			

0x5000 0FEC) bit description	180	Table 205. USB Endpoint Interrupt Enable register (USBEpIntEn - address 0x5000 C234) bit description	238
Table 175. Power-Down register (PowerDown - address 0x5000 0FF4) bit description	181	Table 206. USB Endpoint Interrupt Clear register (USBEpIntClr - address 0x5000 C238) bit allocation	239
Table 176. Receive Descriptor Fields	183	Table 207. USB Endpoint Interrupt Clear register (USBEpIntClr - address 0x5000 C238) bit description	239
Table 177. Receive Descriptor Control Word	183	Table 208. USB Endpoint Interrupt Set register (USBEpIntSet - address 0x5000 C23C) bit allocation	239
Table 178. Receive Status Fields	183	Table 209. USB Endpoint Interrupt Set register (USBEpIntSet - address 0x5000 C23C) bit description	239
Table 179. Receive Status HashCRC Word	184	Table 210. USB Endpoint Interrupt Priority register (USBEpIntPri - address 0x5000 C240) bit allocation	240
Table 180. Receive status information word	184	Table 211. USB Endpoint Interrupt Priority register (USBEpIntPri - address 0x5000 C240) bit description	240
Table 181. Transmit descriptor fields	186	Table 212. USB Realize Endpoint register (USBReEp - address 0x5000 C244) bit allocation	241
Table 182. Transmit descriptor control word	186	Table 213. USB Realize Endpoint register (USBReEp - address 0x5000 C244) bit description	241
Table 183. Transmit status fields	186	Table 214. USB Endpoint Index register (USBEpIn - address 0x5000 C248) bit description	242
Table 184. Transmit status information word	187	Table 215. USB MaxPacketSize register (USBMaxPSize - address 0x5000 C24C) bit description	242
Table 185. USB related acronyms, abbreviations, and definitions used in this chapter	224	Table 216. USB Receive Data register (USBRxData - address 0x5000 C218) bit description	243
Table 186. Fixed endpoint configuration	225	Table 217. USB Receive Packet Length register (USBRxPlen - address 0x5000 C220) bit description	243
Table 187. USB external interface	228	Table 218. USB Transmit Data register (USBTxData - address 0x5000 C21C) bit description	244
Table 188. USB device controller clock sources	229	Table 219. USB Transmit Packet Length register (USBTxPLen - address 0x5000 C224) bit description	244
Table 189. USB device register map	230	Table 220. USB Control register (USBCtrl - address 0x5000 C228) bit description	244
Table 190. USBClkCtrl register (USBClkCtrl - address 0x5000 CFF4) bit description	231	Table 221. USB Command Code register (USBCmdCode - address 0x5000 C210) bit description	245
Table 191. USB Clock Status register (USBClkSt - address 0x5000 CFF8) bit description	232	Table 222. USB Command Data register (USBCmdData - address 0x5000 C214) bit description	245
Table 192. USB Interrupt Status register (USBIntSt - address 0x5000 C1C0) bit description	232	Table 223. USB DMA Request Status register (USBDMARSt - address 0x5000 C250) bit allocation	246
Table 193. USB Device Interrupt Status register (USBDevIntSt - address 0x5000 C200) bit allocation	233	Table 224. USB DMA Request Status register (USBDMARSt - address 0x5000 C250) bit description	246
Table 194. USB Device Interrupt Status register (USBDevIntSt - address 0x5000 C200) bit description	233	Table 225. USB DMA Request Clear register (USBDMARClr - address 0x5000 C254) bit description	246
Table 195. USB Device Interrupt Enable register (USBDevIntEn - address 0x5000 C204) bit allocation	234	Table 226. USB DMA Request Set register (USBDMARSet - address 0x5000 C258) bit description	247
Table 196. USB Device Interrupt Enable register (USBDevIntEn - address 0x5000 C204) bit description	234	Table 227. USB UDCA Head register (USBUDCAH - address 0x5000 C280) bit description	247
Table 197. USB Device Interrupt Clear register (USBDevIntClr - address 0x5000 C208) bit allocation	235	Table 228. USB EP DMA Status register (USBEpDMASt - address 0x5000 C284) bit description	248
Table 198. USB Device Interrupt Clear register (USBDevIntClr - address 0x5000 C208) bit description	235	Table 229. USB EP DMA Enable register (USBEpDMAEn -	
Table 199. USB Device Interrupt Set register (USBDevIntSet - address 0x5000 C20C) bit allocation	235		
Table 200. USB Device Interrupt Set register (USBDevIntSet - address 0x5000 C20C) bit description	235		
Table 201. USB Device Interrupt Priority register (USBDevIntPri - address 0x5000 C22C) bit description	236		
Table 202. USB Endpoint Interrupt Status register (USBEpIntSt - address 0x5000 C230) bit allocation	236		
Table 203. USB Endpoint Interrupt Status register (USBEpIntSt - address 0x5000 C230) bit description	237		
Table 204. USB Endpoint Interrupt Enable register (USBEpIntEn - address 0x5000 C234) bit allocation	238		

address 0x5000 C288) bit description	248	address 0x5000 C100) bit description	288
Table 230. USB EP DMA Disable register (USBEPDMADis - address 0x5000 C28C) bit description	248	Table 260. OTG Status Control register (OTGStCtrl - address 0x5000 C110) bit description	289
Table 231. USB DMA Interrupt Status register (USBDMAIntSt - address 0x5000 C290) bit description	249	Table 261. OTG Timer register (OTGTmr - address 0x5000 C114) bit description	290
Table 232. USB DMA Interrupt Enable register (USBDMAIntEn - address 0x5000 C294) bit description	249	Table 262. OTG clock control register (OTG_clock_control - address 0x5000 CFF4) bit description	290
Table 233. USB End of Transfer Interrupt Status register (USBEoTIntSt - address 0x5000 C2A0s) bit description	249	Table 263. OTG clock status register (OTGClkSt - address 0x5000 CFF8) bit description	291
Table 234. USB End of Transfer Interrupt Clear register (USBEoTIntClr - address 0x5000 C2A4) bit description	250	Table 264. I2C Receive register (I2C_RX - address 0x5000 C300) bit description	292
Table 235. USB End of Transfer Interrupt Set register (USBEoTIntSet - address 0x5000 C2A8) bit description	250	Table 265. I2C Transmit register (I2C_TX - address 0x5000 C300) bit description	292
Table 236. USB New DD Request Interrupt Status register (USBNDDRIntSt - address 0x5000 C2AC) bit description	250	Table 266. I2C status register (I2C_STS - address 0x5000 C304) bit description	292
Table 237. USB New DD Request Interrupt Clear register (USBNDDRIntClr - address 0x5000 C2B0) bit description	250	Table 267. I2C Control register (I2C_CTL - address 0x5000 C308) bit description	294
Table 238. USB New DD Request Interrupt Set register (USBNDDRIntSet - address 0x5000 C2B4) bit description	251	Table 268. I2C_CLKHI register (I2C_CLKHI - address 0x5000 C30C) bit description	295
Table 239. USB System Error Interrupt Status register (USBSysErrIntSt - address 0x5000 C2B8) bit description	251	Table 269. I2C_CLKLO register (I2C_CLKLO - address 0x5000 C310) bit description	295
Table 240. USB System Error Interrupt Clear register (USBSysErrIntClr - address 0x5000 C2BC) bit description	251	Table 270. UARTn Pin description	309
Table 241. USB System Error Interrupt Set register (USBSysErrIntSet - address 0x5000 C2C0) bit description	251	Table 271. UART0/2/3 Register Map	310
Table 242. SIE command code table	255	Table 272. UARTn Receiver Buffer Register (U0RBR - address 0x4000 C000, U2RBR - 0x4009 8000, U3RBR - 04009 C000 when DLAB = 0) bit description	311
Table 243. Set Address command bit description	255	Table 273. UARTn Transmit Holding Register (U0THR - address 0x4000 C000, U2THR - 0x4009 8000, U3THR - 0x4009 C000 when DLAB = 0) bit description	311
Table 244. Configure Device command bit description	256	Table 274. UARTn Divisor Latch LSB register (U0DLL - address 0x4000 C000, U2DLL - 0x4009 8000, U3DLL - 0x4009 C000 when DLAB = 1) bit description	312
Table 245. Set Mode command bit description	256	Table 275. UARTn Divisor Latch MSB register (U0DLM - address 0x4000 C004, U2DLM - 0x4009 8004, U3DLM - 0x4009 C004 when DLAB = 1) bit description	312
Table 246. Set Device Status command bit description	257	Table 276. UARTn Interrupt Enable Register (U0IER - address 0x4000 C004, U2IER - 0x4009 8004, U3IER - 0x4009 C004 when DLAB = 0) bit description	312
Table 247. Get Error Code command bit description	259	Table 277. UARTn Interrupt Identification Register (U0IIR - address 0x4000 C008, U2IIR - 0x4009 8008, U3IIR - 0x4009 C008) bit description	313
Table 248. Read Error Status command bit description	259	Table 278. UARTn Interrupt Handling	314
Table 249. Select Endpoint command bit description	260	Table 279. UARTn FIFO Control Register (U0FCR - address 0x4000 C008, U2FCR - 0x4009 8008, U3FCR - 0x4009 C008) bit description	315
Table 250. Set Endpoint Status command bit description	261	Table 280. UARTn Line Control Register (U0LCR - address 0x4000 C00C, U2LCR - 0x4009 800C, U3LCR - 0x4009 C00C) bit description	316
Table 251. Clear Buffer command bit description	262	Table 281. UARTn Line Status Register (U0LSR - address 0x4000 C014, U2LSR - 0x4009 8014, U3LSR - 0x4009 C014) bit description	317
Table 252. DMA descriptor	266	Table 282. UARTn Scratch Pad Register (U0SCR - address	
Table 253. USB (OHCI) related acronyms and abbreviations used in this chapter	279		
Table 254. USB Host port pins	281		
Table 255. USB Host register address definitions	281		
Table 256. USB OTG port pins	285		
Table 257. USB OTG and I2C register address definitions	287		
Table 258. USB Interrupt Status register - (USBIntSt - address 0x5000 C1C0) bit description	287		
Table 259. OTG Interrupt Status register (OTGIntSt -			

0x4000 C01C, U2SCR - 0x4009 801C, U3SCR - 0x4009 C01C) bit description	318	Table 310. UART1 RS-485 Address Match register (U1RS485ADRMATCH - address 0x4001 0050) bit description	349
Table 283: UARTn Auto-baud Control Register (U0ACR - address 0x4000 C020, U2ACR - 0x4009 8020, U3ACR - 0x4009 C020) bit description	318	Table 311. UART1 RS-485 Delay value register (U1RS485DLY - address 0x4001 0054) bit description	349
Table 284: UARTn IrDA Control Register (U0ICR - 0x4000 C024, U2ICR - 0x4009 8024, U3ICR - 0x4009 C024) bit description	321	Table 312. CAN Pin descriptions	354
Table 285: IrDA Pulse Width	322	Table 313. Memory map of the CAN block	359
Table 286: UARTn Fractional Divider Register (U0FDR - address 0x4000 C028, U2FDR - 0x4009 8028, U3FDR - 0x4009 C028) bit description	322	Table 314. CAN acceptance filter and central CAN registers	359
Table 287. Fractional Divider setting look-up table	325	Table 315. CAN1 and CAN2 controller register map	359
Table 288: UARTn Transmit Enable Register (U0TER - address 0x4000 C030, U2TER - 0x4009 8030, U3TER - 0x4009 C030) bit description	326	Table 316. CAN1 and CAN2 controller register summary	361
Table 289: UART1 Pin Description	329	Table 317. CAN Wake and Sleep registers	361
Table 290: UART1 register map	330	Table 318. CAN Mode register (CAN1MOD - address 0x4004 4000, CAN2MOD - address 0x4004 8000) bit description	362
Table 291: UART1 Receiver Buffer Register (U1RBR - address 0x4001 0000 when DLAB = 0) bit description	331	Table 319. CAN Command Register (CAN1CMR - address 0x4004 4004, CAN2CMR - address 0x4004 8004) bit description	363
Table 292: UART1 Transmitter Holding Register (U1THR - address 0x4001 0000 when DLAB = 0) bit description	331	Table 320. CAN Global Status Register (CAN1GSR - address 0x4004 4008, CAN2GSR - address 0x4004 8008) bit description	365
Table 293: UART1 Divisor Latch LSB Register (U1DLL - address 0x4001 0000 when DLAB = 1) bit description	332	Table 321. CAN Interrupt and Capture Register (CAN1ICR - address 0x4004 400C, CAN2ICR - address 0x4004 800C) bit description	367
Table 294: UART1 Divisor Latch MSB Register (U1DLM - address 0x4001 0004 when DLAB = 1) bit description	332	Table 322. CAN Interrupt Enable Register (CAN1IER - address 0x4004 4010, CAN2IER - address 0x4004 8010) bit description	370
Table 295: UART1 Interrupt Enable Register (U1IER - address 0x4001 0004 when DLAB = 0) bit description	332	Table 323. CAN Bus Timing Register (CAN1BTR - address 0x4004 4014, CAN2BTR - address 0x4004 8014) bit description	371
Table 296: UART1 Interrupt Identification Register (U1IIR - address 0x4001 0008) bit description	333	Table 324. CAN Error Warning Limit register (CAN1EWL - address 0x4004 4018, CAN2EWL - address 0x4004 8018) bit description	372
Table 297: UART1 Interrupt Handling	334	Table 325. CAN Status Register (CAN1SR - address 0x4004 401C, CAN2SR - address 0x4004 801C) bit description	373
Table 298: UART1 FIFO Control Register (U1FCR - address 0x4001 0008) bit description	335	Table 326. CAN Receive Frame Status register (CAN1RFS - address 0x4004 4020, CAN2RFS - address 0x4004 8020) bit description	375
Table 299: UART1 Line Control Register (U1LCR - address 0x4001 000C) bit description	336	Table 327. CAN Receive Identifier register (CAN1RID - address 0x4004 4024, CAN2RID - address 0x4004 8024) bit description	375
Table 300: UART1 Modem Control Register (U1MCR - address 0x4001 0010) bit description	337	Table 328. RX Identifier register when FF = 1	376
Table 301: Modem status interrupt generation	338	Table 329. CAN Receive Data register A (CAN1RDA - address 0x4004 4028, CAN2RDA - address 0x4004 8028) bit description	376
Table 302: UART1 Line Status Register (U1LSR - address 0x4001 0014) bit description	339	Table 330. CAN Receive Data register B (CAN1RDB - address 0x4004 402C, CAN2RDB - address 0x4004 802C) bit description	376
Table 303: UART1 Modem Status Register (U1MSR - address 0x4001 0018) bit description	340	Table 331. CAN Transmit Frame Information register (CAN1TFI[1/2/3] - address 0x4004 40[30/40/50], CAN2TFI[1/2/3] - 0x4004 80[30/40/50]) bit description	377
Table 304: UART1 Scratch Pad Register (U1SCR - address 0x4001 0014) bit description	341	Table 332. CAN Transfer Identifier register (CAN1TID[1/2/3] - address 0x4004 40[34/44/54], CAN2TID[1/2/3] - address 0x4004 80[34/44/54]) bit description	378
Table 305: Auto-baud Control Register (U1ACR - address 0x4001 0020) bit description	341		
Table 306: UART1 Fractional Divider Register (U1FDR - address 0x4001 0028) bit description	345		
Table 307. Fractional Divider setting look-up table	347		
Table 308: UART1 Transmit Enable Register (U1TER - address 0x4001 0030) bit description	348		
Table 309: UART1 RS485 Control register (U1RS485CTRL - address 0x4001 004C) bit description	348		

Table 333. Transfer Identifier register when FF = 1.	378	Table 363. SPI Status Register (S0SPSR - address 0x4002 0004) bit description	419
Table 334. CAN Transmit Data register A (CAN1TDA[1/2/3] - address 0x4004 40[38/48/58], CAN2TDA[1/2/3] - address 0x4004 80[38/48/58]) bit description.	379	Table 364. SPI Data Register (S0SPDR - address 0x4002 0008) bit description	419
Table 335. CAN Transmit Data register B (CAN1TDB[1/2/3] - address 0x4004 40[3C/4C/5C], CAN2TDB[1/2/3] - address 0x4004 80[3C/4C/5C]) bit description. . .	379	Table 365. SPI Clock Counter Register (S0SPCCR - address 0x4002 000C) bit description	420
Table 336. CAN Sleep Clear register (CANSLEEPCLR - address 0x400F C110) bit description	379	Table 366. SPI Test Control Register (SPTCR - address 0x4002 0010) bit description	420
Table 337. CAN Wake-up Flags register (CANWAKEFLAGS - address 0x400F C114) bit description	380	Table 367. SPI Test Status Register (SPTSR - address 0x4002 0014) bit description	420
Table 338. Central Transit Status Register (CANTxSR - address 0x4004 0000) bit description.	382	Table 368. SPI Interrupt Register (S0SPINT - address 0x4002 001C) bit description	421
Table 339. Central Receive Status Register (CANRxSR - address 0x4004 0004) bit description.	382	Table 369. SSP pin descriptions.	424
Table 340. Central Miscellaneous Status Register (CANMSR - address 0x4004 0008) bit description	383	Table 370. SSP Register Map.	432
Table 341. Acceptance filter modes and access control .	383	Table 371. SSPn Control Register 0 (SSP0CR0 - address 0x4008 8000, SSP1CR0 - 0x4003 0000) bit description	433
Table 342. Section configuration register settings.	384	Table 372. SSPn Control Register 1 (SSP0CR1 - address 0x4008 8004, SSP1CR1 - 0x4003 0004) bit description	434
Table 343. Acceptance Filter Mode Register (AFMR - address 0x4003 C000) bit description	387	Table 373. SSPn Data Register (SSP0DR - address 0x4008 8008, SSP1DR - 0x4003 0008) bit description	434
Table 344. Standard Frame Individual Start Address register (SFF_sa - address 0x4003 C004) bit description .	388	Table 374. SSPn Status Register (SSP0SR - address 0x4008 800C, SSP1SR - 0x4003 000C) bit description	435
Table 345. Standard Frame Group Start Address register (SFF_GRP_sa - address 0x4003 C008) bit description	388	Table 375. SSPn Clock Prescale Register (SSP0CPSR - address 0x4008 8010, SSP1CPSR - 0x4003 0010) bit description	435
Table 346. Extended Frame Start Address register (EFF_sa - address 0x4003 C00C) bit description	389	Table 376. SSPn Interrupt Mask Set/Clear register (SSP0IMSC - address 0x4008 8014, SSP1IMSC - 0x4003 0014) bit description	436
Table 347. Extended Frame Group Start Address register (EFF_GRP_sa - address 0x4003 C010) bit description	389	Table 377. SSPn Raw Interrupt Status register (SSP0RIS - address 0x4008 8018, SSP1RIS - 0x4003 0018) bit description.	436
Table 348. End of AF Tables register (ENDofTable - address 0x4003 C014) bit description	390	Table 378. SSPn Masked Interrupt Status register (SSPnMIS - address 0x4008 801C, SSP1MIS - 0x4003 001C) bit description	437
Table 349. LUT Error Address register (LUTerrAd - address 0x4003 C018) bit description	390	Table 379. SSPn interrupt Clear Register (SSP0ICR - address 0x4008 8020, SSP1ICR - 0x4003 0020) bit description.	437
Table 350. LUT Error register (LUTerr - address 0x4003 C01C) bit description	391	Table 380. SSPn DMA Control Register (SSP0DMACR - address 0x4008 8024, SSP1DMACR - 0x4003 0024) bit description	438
Table 351. Global FullCAN Enable register (FCANIE - address 0x4003 C020) bit description	391	Table 381. I ² C Pin Description	441
Table 352. FullCAN Interrupt and Capture register 0 (FCANIC0 - address 0x4003 C024) bit description	391	Table 382. I2C0CONSET, I2C1CONSET and I2C2CONSET used to configure Master mode	442
Table 353. FullCAN Interrupt and Capture register 1 (FCANIC1 - address 0x4003 C028) bit description	391	Table 383. I2C0CONSET, I2C1CONSET and I2C2CONSET used to configure Slave mode	444
Table 354. Format of automatically stored Rx messages	394	Table 384. I ² C register map	450
Table 355. FullCAN semaphore operation.	394	Table 385. I ² C Control Set register (I2CONSET: I ² C0, I2C0CONSET - address 0x4001 C000, I ² C1, I2C1CONSET - address 0x4005 C000, I ² C2, I2C2CONSET - address 0x400A 0000) bit description	452
Table 356. Example of Acceptance Filter Tables and ID index Values.	405	Table 386. I ² C Control Clear register (I2CONCLR: I ² C0, I2C0CONCLR - 0x4001 C018; I ² C1, I2C1CONCLR - 0x4005 C018; I ² C2,	

I2C2CONCLR - 0x400A 0018) bit description	453	Table 409: Receive FIFO register (I2RXFIFO - address 0x400A 800C) bit description	489
Table 387. I ² C Status register (I2STAT: I ² C0, I2C0STAT - 0x4001 C004; I ² C1, I2C1STAT - 0x4005 C004; I ² C2, I2C2STAT - 0x400A 0004) bit description	454	Table 410: Status Feedback register (I2SSTATE - address 0x400A 8010) bit description	489
Table 388. I ² C Data register (I2DAT: I ² C0, I2C0DAT - 0x4001 C008; I ² C1, I2C1DAT - 0x4005 C008; I ² C2, I2C2DAT - 0x400A 0008) bit description	455	Table 411: DMA Configuration register 1 (I2SDMA1 - address 0x400A 8014) bit description	489
Table 389. I ² C Monitor mode control register (I2MMCTRL: I ² C0, I2C0MMCTRL - 0x4001 C01C; I ² C1, I2C1MMCTRL - 0x4005 C01C; I ² C2, I2C2MMCTRL - 0x400A 001C) bit description	455	Table 412: DMA Configuration register 2 (I2SDMA2 - address 0x400A 8018) bit description	490
Table 390. I ² C Data buffer register (I2DATA_BUFFER: I ² C0, I2C0DATA_BUFFER - 0x4001 C02C; I ² C1, I2C1DATA_BUFFER - 0x4005 C02C; I ² C2, I2C2DATA_BUFFER - 0x400A 002C) bit description	457	Table 413: Interrupt Request Control register (I2SIRQ - address 0x400A 801C) bit description	490
Table 391. I ² C Slave Address registers (I2ADR0 to 3: I ² C0, I2C0ADR[0, 1, 2, 3] - 0x4001 C0[0C, 20, 24, 28]; I ² C1, I2C1ADR[0, 1, 2, 3] - address 0x4005 C0[0C, 20, 24, 28]; I ² C2, I2C2ADR[0, 1, 2, 3] - address 0x400A 00[0C, 20, 24, 28]) bit description	457	Table 414: Transmit Clock Rate register (I2TXRATE - address 0x400A 8020) bit description	491
Table 392. I ² C Mask registers (I2MASK0 to 3: I ² C0, I2C0MASK[0, 1, 2, 3] - 0x4001 C0[30, 34, 38, 3C]; I ² C1, I2C1MASK[0, 1, 2, 3] - address 0x4005 C0[30, 34, 38, 3C]; I ² C2, I2C2MASK[0, 1, 2, 3] - address 0x400A 00[30, 34, 38, 3C]) bit description	458	Table 415: Receive Clock Rate register (I2SRXRATE - address 0x400A 8024) bit description	492
Table 393. I ² C SCL HIGH Duty Cycle register (I2SCLH: I ² C0, I2C0SCLH - address 0x4001 C010; I ² C1, I2C1SCLH - address 0x4005 C010; I ² C2, I2C2SCLH - 0x400A 0010) bit description	458	Table 416: Transmit Clock Rate register (I2TXBITRATE - address 0x400A 8028) bit description	492
Table 394. I ² C SCL Low duty cycle register (I2SCLL: I ² C0 - I2C0SCLL: 0x4001 C014; I ² C1 - I2C1SCLL: 0x4005 C014; I ² C2 - I2C2SCLL: 0x400A 0014) bit description	458	Table 417: Receive Clock Rate register (I2SRXBITRATE - address 0x400A 802C) bit description	492
Table 395. Example I ² C clock rates	459	Table 418: Transmit Mode Control register (I2STXMODE - 0x400A 8030) bit description	493
Table 396. Abbreviations used to describe an I ² C operation	460	Table 419: Receive Mode Control register (I2SRXMODE - 0x400A 8034) bit description	493
Table 397. I2CONSET used to initialize Master Transmitter mode	461	Table 420: I2S transmit modes	495
Table 398. I2CONSET used to initialize Slave Receiver mode	465	Table 421: I2S receive modes	497
Table 399. Master Transmitter mode	468	Table 422. Conditions for FIFO level comparison	499
Table 400. Master Receiver mode	469	Table 423. DMA and interrupt request generation	499
Table 401. Slave Receiver mode	470	Table 424. Status feedback in the I2SSTATE register	499
Table 402. Slave Transmitter mode	472	Table 425. Timer/Counter pin description	502
Table 403. Miscellaneous States	473	Table 426. TIMER/COUNTER0-3 register map	503
Table 404. Pin descriptions	486	Table 427. Interrupt Register (T[0/1/2/3]IR - addresses 0x4000 4000, 0x4000 8000, 0x4009 0000, 0x4009 4000) bit description	504
Table 405. I2S register map	487	Table 428. Timer Control Register (TCR, TIMERN: TnTCR - addresses 0x4000 4004, 0x4000 8004, 0x4009 0004, 0x4009 4004) bit description	505
Table 406: Digital Audio Output register (I2SDAO - address 0x400A 8000) bit description	488	Table 429. Count Control Register (T[0/1/2/3]CTCR - addresses 0x4000 4070, 0x4000 8070, 0x4009 0070, 0x4009 4070) bit description	505
Table 407: Digital Audio Input register (I2SDAI - address 0x400A 8004) bit description	488	Table 430. Match Control Register (T[0/1/2/3]MCR - addresses 0x4000 4014, 0x4000 8014, 0x4009 0014, 0x4009 4014) bit description	507
Table 408: Transmit FIFO register (I2STXFIFO - address 0x400A 8008) bit description	488	Table 431. Capture Control Register (T[0/1/2/3]CCR - addresses 0x4000 4028, 0x4000 8020, 0x4009 0028, 0x4009 4028) bit description	508
		Table 432. External Match Register (T[0/1/2/3]EMR - addresses 0x4000 403C, 0x4000 803C, 0x4009 003C, 0x4009 403C) bit description	509
		Table 433. External Match Control	509
		Table 434. Repetitive Interrupt Timer register map	512
		Table 435. RI Compare Value register (RICOMPVAL - address 0x400B 0000) bit description	512
		Table 436. RI Mask register (RIMASK - address 0x400B 0004) bit description	512
		Table 437. RI Control register (RICTRL - address 0x400B 0008) bit description	513
		Table 438. RI Counter register (RICOUNTER - address 0x400B 000C) bit description	513
		Table 439. System Tick Timer register map	516

Table 440. System Timer Control and status register (STCTRL - 0xE000 E010) bit description . . .	516	(PWMINTF_CLR - 0x400B 8070) bit description .	542
Table 441. System Timer Reload value register (STRELOAD - 0xE000 E014) bit description	517	Table 470. MCPWM Count Control read address (MCCNTCON - 0x400B 805C) bit description	542
Table 442. System Timer Current value register (STCURR - 0xE000 E018) bit description	517	Table 471. MCPWM Count Control set address (MCCNTCON_SET - 0x400B 8060) bit description	543
Table 443. System Timer Calibration value register (STCALIB - 0xE000 E01C) bit description . . .	518	Table 472. MCPWM Count Control clear address (MCCAPCON_CLR - 0x400B 8064) bit description	543
Table 444. Set and reset inputs for PWM Flip-Flops . . .	523	Table 473. MCPWM Timer/Counter 0-2 registers (MCTC0-2 - 0x400B 8018, 0x400B 801C, 0x400B 8020) bit description	544
Table 445. Pin summary	524	Table 474. MCPWM Limit 0-2 registers (MCLIM0-2 - 0x400B 8024, 0x400B 8028, 0x400B 802C) bit description	544
Table 446. PWM1 register map	525	Table 475. MCPWM Match 0-2 registers (MCMAT0-2 - addresses 0x400B 8030, 0x400B 8034, 0x400B 8038) bit description	545
Table 447. PWM Interrupt Register (PWM1IR - address 0x4001 8000) bit description	526	Table 476. MCPWM Dead-time register (MCDT - address 0x400B 803C) bit description	546
Table 448. PWM Timer Control Register (PWM1TCR - address 0x4001 8004) bit description	527	Table 477. MCPWM Commutation Pattern register (MCCP - address 0x400B 8040) bit description	546
Table 449. PWM Count control Register (PWM1CTCR - address 0x4001 8070) bit description	528	Table 478. MCPWM Capture read addresses (MCCAP0/1/2 - 0x400B 8044, 0x400B 8048, 0x400B 804C) bit description	547
Table 450. Match Control Register (PWM1MCR - address 0x4001 8014) bit description	528	Table 479. MCPWM Capture clear address (CAP_CLR - 0x400B 8074) bit description	547
Table 451. PWM Capture Control Register (PWM1CCR - address 0x4001 8028) bit description	530	Table 480. Encoder states	556
Table 452. PWM Control Register (PWM1PCR - address 0x4001 804C) bit description	530	Table 481. Encoder state transitions [1]	556
Table 453. PWM Latch Enable Register (PWM1LER - address 0x4001 8050) bit description	532	Table 482. Encoder direction	557
Table 454. Pin summary	533	Table 483. QEI pin description	559
Table 455. Motor Control Pulse Width Modulator (MCPWM) register map	536	Table 484. QEI Register summary	560
Table 456. MCPWM Control read address (MCCON - 0x400B 8000) bit description	537	Table 485. QEI Control register (QEICON - address 0x400B C000) bit description	561
Table 457. MCPWM Control set address (MCCON_SET - 0x400B 8004) bit description	538	Table 486. QEI Configuration register (QEICONF - address 0x400B C008) bit description	561
Table 458. MCPWM Control clear address (MCCON_CLR - 0x400B 8008) bit description	539	Table 487. QEI Interrupt Status register (QEISTAT - address 0x400B C004) bit description	561
Table 459. MCPWM Capture Control read address (MCCAPCON - 0x400B 800C) bit description	539	Table 488. QEI Position register (QEIPOS - address 0x400B C00C) bit description	562
Table 460. MCPWM Capture Control set address (MCCAPCON_SET - 0x400B 8010) bit description	540	Table 489. QEI Maximum Position register (QEIMAXPOS - address 0x400B C010) bit description	562
Table 461. MCPWM Capture control clear register (MCCAPCON_CLR - address 0x400B 8014) bit description	540	Table 490. QEI Position Compare register 0 (CMPOS0 - address 0x400B C014) bit description	562
Table 462. Motor Control PWM interrupts	540	Table 491. QEI Position Compare register 1 (CMPOS1 - address 0x400B C018) bit description	562
Table 463. Interrupt sources bit allocation table	540	Table 492. QEI Position Compare register 2 (CMPOS2 - address 0x400B C01C) bit description	563
Table 464. MCPWM Interrupt Enable read address (MCINTEN - 0x400B 8050) bit description . . .	540	Table 493. QEI Index Count register (INXCNT - address 0x400B C020) bit description	563
Table 465. PWM interrupt enable set register (MCINTEN_SET - address 0x400B 8054) bit description	541	Table 494. QEI Index Compare register (INXCMP - address 0x400B C024) bit description	563
Table 466. PWM interrupt enable clear register (MCINTEN_CLR - address 0x400B 8058) bit description	541	Table 495. QEI Timer Load register (QEILOAD - address 0x400B C028) bit description	563
Table 467. MCPWM Interrupt Flags read address (MCINTF - 0x400B 8068) bit description	541	Table 496. QEI Timer register (QEITIME - address 0x400B C02C) bit description	564
Table 468. MCPWM Interrupt Flags set address (PWMINTF_SET - 0x400B 806C) bit description .	541	Table 497. QEI Velocity register (QEIVEL - address	
Table 469. MCPWM Interrupt Flags clear address			

0x400B C030) bit description	564	(WDCLKSEL, address 0x4000 0010) bit description	584
Table 498: QEI Velocity Capture register (QEICAP - address 0x400B C034) bit description	564	Table 530: ADC pin description	586
Table 499: QEI Velocity Compare register (VELCOMP - address 0x400B C038) bit description	564	Table 531: ADC registers	587
Table 500: QEI Digital Filter register (FILTER - address 0x400B C03C) bit description	564	Table 532: A/D Control Register (ADOCR - address 0x4003 4000) bit description	588
Table 501: QEI Interrupt Status register (QEINTSTAT - address 0x400B CFE0) bit description	565	Table 533: A/D Global Data Register (AD0GDR - address 0x4003 4004) bit description	589
Table 502: QEI Interrupt Set register (QEISET - address 0x400B CFEC) bit description	565	Table 534: A/D Interrupt Enable register (AD0INTEN - address 0x4003 400C) bit description	589
Table 503: QEI Interrupt Clear register (QEICLR - 0x400B CFE8) bit description	566	Table 535: A/D Data Registers (AD0DR0 to AD0DR7 - 0x4003 4010 to 0x4003 402C) bit description	590
Table 504: QEI Interrupt Enable register (QEIE - address 0x400B CFE4) bit description	566	Table 536: A/D Status register (AD0STAT - address 0x4003 4030) bit description	591
Table 505: QEI Interrupt Enable Set register (QEIES - address 0x400B CFDC) bit description	567	Table 537: A/D Trim register (ADTRM - address 0x4003 4034) bit description	591
Table 506: QEI Interrupt Enable Clear register (QEIEC - address 0x400B CFD8) bit description	568	Table 538: D/A Pin Description	593
Table 507: RTC pin description	571	Table 539: DAC registers	594
Table 508: Real-Time Clock register map	572	Table 540: D/A Converter Register (DACR - address 0x4008 C000) bit description	594
Table 509: Interrupt Location Register (ILR - address 0x4002 4000) bit description	573	Table 541: D/A Control register (DACCTRL - address 0x4008 C004) bit description	595
Table 510: Clock Control Register (CCR - address 0x4002 4008) bit description	573	Table 542: D/A Converter register (DACR - address 0x4008 C008) bit description	595
Table 511: Counter Increment Interrupt Register (CIIR - address 0x4002 400C) bit description	574	Table 543: Endian behavior	600
Table 512: Alarm Mask Register (AMR - address 0x4002 4010) bit description	575	Table 544: DMA Connections	603
Table 513: RTC Auxiliary control register (RTC_AUX - address 0x4002 405C) bit description	575	Table 545: GPDMA register map	604
Table 514: RTC Auxiliary Enable register (RTC_AUXEN - address 0x4002 4058) bit description	575	Table 546: DMA Interrupt Status register (DMACIntStat - 0x5000 4000)	606
Table 515: Consolidated Time register 0 (CTIME0 - address 0x4002 4014) bit description	576	Table 547: DMA Interrupt Terminal Count Request Status register (DMACIntTCStat - 0x5000 4004) . . .	606
Table 516: Consolidated Time register 1 (CTIME1 - address 0x4002 4018) bit description	576	Table 548: DMA Interrupt Terminal Count Request Clear register (DMACIntTCClear - 0x5000 4008) . .	606
Table 517: Consolidated Time register 2 (CTIME2 - address 0x4002 401C) bit description	577	Table 549: DMA Interrupt Error Status register (DMACIntErrStat - 0x5000 400C)	607
Table 518: Time Counter relationships and values	577	Table 550: DMA Interrupt Error Clear register (DMACIntErrClr - 0x5000 4010)	607
Table 519: Time Counter registers	577	Table 551: DMA Raw Interrupt Terminal Count Status register (DMACRawIntTCStat - 0x5000 4014) . .	607
Table 520: Calibration register (CALIBRATION - address 0x4002 4040) bit description	578	Table 552: DMA Raw Error Interrupt Status register (DMACRawIntErrStat - 0x5000 4018)	608
Table 521: General purpose registers 0 to 4 (GPREG0 to GPREG4 - addresses 0x4002 4044 to 0x4002 4054) bit description	579	Table 553: DMA Enabled Channel register (DMACEnbldChns - 0x5000 401C)	608
Table 522: Alarm registers	579	Table 554: DMA Software Burst Request register (DMACSoftBReq - 0x5000 4020)	608
Table 523: Watchdog register map	581	Table 555: DMA Software Single Request register (DMACSoftSReq - 0x5000 4024)	609
Table 524: Watchdog Mode register (WDMOD, address 0x4000 0000) bit description	582	Table 556: DMA Software Last Burst Request register (DMACSoftLBReq - 0x5000 4028)	609
Table 525: Watchdog operating modes selection	582	Table 557: DMA Software Last Single Request register (DMACSoftLSReq - 0x5000 402C)	610
Table 526: Watchdog Constant register (WDTC, address 0x4000 0004) bit description	583	Table 558: DMA Configuration register (DMACConfig - 0x5000 4030)	610
Table 527: Watchdog Feed register (WDFEED, address 0x4000 0008) bit description	583	Table 559: DMA Synchronization register (DMACSync - 0x5000 4034)	610
Table 528: Watchdog Timer Value register (WDTV, address 0x4000 000C) bit description	583	Table 560: DMA Request Select register (DMAReqSel - 0x400F C1C4)	611
Table 529: Watchdog Timer Clock Source Selection register			

Table 561. DMA Channel Source Address registers (DMACCxSrcAddr - 0x5000 41x0)	612	address: 0x4008 402C)	650
Table 562. DMA Channel Destination Address registers (DMACCxDestAddr - 0x5000 41x4)	612	Table 604. FMSW1 register bit description (FMSW1, address: 0x4008 4030)	651
Table 563. DMA Channel Linked List Item registers (DMACCxLLI - 0x5000 41x8)	613	Table 605. FMSW2 register bit description (FMSW2, address: 0x4008 4034)	651
Table 564. DMA channel control registers (DMACCxControl - 0x5000 41xC)	614	Table 606. FMSW3 register bit description (FMSW3, address: 0x4008 4038)	651
Table 565. DMA Channel Configuration registers (DMACCxConfig - 0x5000 41x0)	616	Table 607. Flash module Status register (FMSTAT - 0x4008 4FE0) bit description	651
Table 566. Transfer type bits	617	Table 608. Flash Module Status Clear register (FMSTATCLR - 0x4008 4FE8) bit description	651
Table 567. DMA request signal usage	620	Table 609. JTAG pin description	654
Table 568. Sectors in a LPC176x/5x device	631	Table 610. Serial Wire Debug pin description	654
Table 569. Code Read Protection options ^[1]	632	Table 611. Parallel Trace pin description	654
Table 570. Code Read Protection hardware/software interaction	633	Table 612. Memory Mapping Control register (MEMMAP - 0x400F C040) bit description	655
Table 571. ISP command summary	634	Table 613. Cortex-M3 instructions	659
Table 572. ISP Unlock command	634	Table 614. CMSIS intrinsic functions to generate some Cortex-M3 instructions	662
Table 573. ISP Set Baud Rate command	635	Table 615. CMSIS intrinsic functions to access the special registers	662
Table 574. Correlation between possible ISP baudrates and CCLK frequency (in MHz)	635	Table 616. Condition code suffixes	669
Table 575. ISP Echo command	635	Table 617. Memory access instructions	671
Table 576. ISP Write to RAM command	636	Table 618. Offset ranges	674
Table 577. ISP Read Memory command	636	Table 619. Offset ranges	680
Table 578. ISP Prepare sector(s) for write operation command	637	Table 620. Data processing instructions	688
Table 579. ISP Copy command	637	Table 621. Multiply and divide instructions	703
Table 580. ISP Go command	638	Table 622. Packing and unpacking instructions	711
Table 581. ISP Erase sector command	638	Table 623. Branch and control instructions	716
Table 582. ISP Blank check sector command	639	Table 624. Branch ranges	717
Table 583. ISP Read Part Identification command	639	Table 625. Miscellaneous instructions	725
Table 584. LPC176x/5x part identification numbers	639	Table 626. Summary of processor mode, execution privilege level, and stack use options	739
Table 585. ISP Read Boot Code version number command	640	Table 627. Core register set summary	739
Table 586. ISP Read device serial number command	640	Table 628. PSR register combinations	741
Table 587. ISP Compare command	640	Table 629. APSR bit assignments	742
Table 588. ISP Return Codes Summary	641	Table 630. IPSR bit assignments	743
Table 589. IAP Command Summary	643	Table 631. EPSR bit assignments	743
Table 590. IAP Prepare sector(s) for write operation command	644	Table 632. PRIMASK register bit assignments	744
Table 591. IAP Copy RAM to Flash command	645	Table 633. FAULTMASK register bit assignments	744
Table 592. IAP Erase Sector(s) command	645	Table 634. BASEPRI register bit assignments	745
Table 593. IAP Blank check sector(s) command	646	Table 635. CONTROL register bit assignments	745
Table 594. IAP Read part identification number command	646	Table 636. Memory access behavior	749
Table 595. IAP Read Boot Code version number command	646	Table 637. SRAM memory bit-banding regions	751
Table 596. IAP Read device serial number command	647	Table 638. Peripheral memory bit-banding regions	751
Table 597. IAP Compare command	647	Table 639. C compiler intrinsic functions for exclusive access instructions	754
Table 598. Re-invoke ISP	647	Table 640. Properties of the different exception types	757
Table 599. IAP Status Codes Summary	648	Table 641. Exception return behavior	762
Table 600. Register overview: FMC (base address 0x4008 4000)	649	Table 642. Faults	764
Table 601. Flash Module Signature Start register (FMSSTART - 0x4008 4020) bit description	650	Table 643. Fault status and fault address registers	765
Table 602. Flash Module Signature Stop register (FMSSTOP - 0x4008 4024) bit description	650	Table 644. Core peripheral register regions	770
Table 603. FMSW0 register bit description (FMSW0, address: 0x4008 402C)	650	Table 645. NVIC register summary	771
		Table 646. Mapping of interrupts to the interrupt variables	772
		Table 647. ISER bit assignments	772
		Table 648. ICER bit assignments	773
		Table 649. ISPR bit assignments	773

Table 650. ICPR bit assignments	774
Table 651. IABR bit assignments.	774
Table 652. IPR bit assignments.	775
Table 653. STIR bit assignments.	775
Table 654. CMSIS functions for NVIC control	777
Table 655. Summary of the system control block registers	778
Table 656. ACTLR bit assignments	779
Table 657. CPUID register bit assignments.	779
Table 658. ICSR bit assignments	780
Table 659. VTOR bit assignments.	782
Table 660. AIRCR bit assignments	782
Table 661. Priority grouping.	783
Table 662. SCR bit assignments	784
Table 663. CCR bit assignments	785
Table 664. System fault handler priority fields.	786
Table 665. SHPR1 register bit assignments	786
Table 666. SHPR2 register bit assignments	786
Table 667. SHPR3 register bit assignments	786
Table 668. SHCSR bit assignments	787
Table 669. MMFSR bit assignments	788
Table 670. BFSR bit assignments	789
Table 671. UFSR bit assignments	791
Table 672. HFSR bit assignments	792
Table 673. MMFAR bit assignments	792
Table 674. BFAR bit assignments	793
Table 675. System timer registers summary	794
Table 676. SysTick CTRL register bit assignments	794
Table 677. LOAD register bit assignments	795
Table 678. VAL register bit assignments	795
Table 679. CALIB register bit assignments	795
Table 680. Memory attributes summary	797
Table 681. MPU registers summary	798
Table 682. TYPE register bit assignments	798
Table 683. MPU CTRL register bit assignments	799
Table 684. RNR bit assignments	800
Table 685. RBAR bit assignments.	801
Table 686. RASR bit assignments.	802
Table 687. Example SIZE field values.	802
Table 688. TEX, C, B, and S encoding	803
Table 689. Cache policy for memory attribute encoding	803
Table 690. AP encoding	804
Table 691. Memory region attributes for a microcontroller	807
Table 692. Abbreviations	812

35.4 Figures

Fig 1.	LPC1768 simplified block diagram.	10	Fig 50.	Auto-CTS Functional Timing.	339
Fig 2.	LPC1768 block diagram, CPU and buses.	13	Fig 51.	Auto-baud a) mode 0 and b) mode 1 waveform	344
Fig 3.	LPC176x/5x system memory map.	15	Fig 52.	Algorithm for setting UART dividers.	346
Fig 4.	Reset block diagram including the wake-up timer	21	Fig 53.	UART1 block diagram.	352
Fig 5.	Example of start-up after reset.	22	Fig 54.	CAN controller block diagram.	355
Fig 6.	External interrupt logic.	25	Fig 55.	Transmit buffer layout for standard and extended frame format configurations.	356
Fig 7.	Clock generation for the LPC176x/5x.	31	Fig 56.	Receive buffer layout for standard and extended frame format configurations.	357
Fig 8.	Oscillator modes and models: a) slave mode of operation, b) oscillation mode of operation, c) external crystal model used for $C_{X1/X2}$ evaluation	34	Fig 57.	Global Self-Test (high-speed CAN Bus example). . .	358
Fig 9.	PLL0 block diagram.	38	Fig 58.	Local self test (high-speed CAN Bus example). .	358
Fig 10.	PLL1 block diagram.	50	Fig 59.	Entry in FullCAN and individual standard identifier tables.	385
Fig 11.	PLLs and clock dividers.	56	Fig 60.	Entry in standard identifier range table.	385
Fig 12.	CLKOUT selection.	68	Fig 61.	Entry in either extended identifier table.	386
Fig 13.	Simplified block diagram of the flash accelerator showing potential bus connections.	70	Fig 62.	ID Look-up table example explaining the search algorithm.	392
Fig 14.	LPC176x LQFP100 pin configuration.	93	Fig 63.	Semaphore procedure for reading an auto-stored message.	396
Fig 15.	LPC175x LQFP80 pin configuration.	93	Fig 64.	FullCAN section example of the ID look-up table . .	398
Fig 16.	Pin configuration TFBGA100 package.	94	Fig 65.	FullCAN message object layout.	398
Fig 17.	Pin configuration WLCSP100 package.	94	Fig 66.	Normal case, no messages lost.	400
Fig 18.	Ethernet block diagram.	153	Fig 67.	Message lost.	400
Fig 19.	Ethernet packet fields.	155	Fig 68.	Message gets overwritten.	401
Fig 20.	Receive descriptor memory layout.	182	Fig 69.	Message overwritten indicated by semaphore bits and message lost.	402
Fig 21.	Transmit descriptor memory layout.	185	Fig 70.	Message overwritten indicated by message lost	403
Fig 22.	Transmit example memory and registers.	196	Fig 71.	Clearing message lost.	404
Fig 23.	Receive Example Memory and Registers.	202	Fig 72.	Detailed example of acceptance filter tables and ID index values.	406
Fig 24.	Transmit Flow Control.	207	Fig 73.	ID Look-up table configuration example (no FullCAN).	408
Fig 25.	Receive filter block diagram.	209	Fig 74.	ID Look-up table configuration example (FullCAN activated and enabled).	410
Fig 26.	Receive Active/Inactive state machine.	213	Fig 75.	SPI data transfer format (CPHA = 0 and CPHA = 1)	414
Fig 27.	Transmit Active/Inactive state machine.	214	Fig 76.	SPI block diagram.	422
Fig 28.	USB device controller block diagram.	226	Fig 77.	Texas Instruments Synchronous Serial Frame Format: a) Single and b) Continuous/back-to-back Two Frames Transfer.	425
Fig 29.	USB MaxPacketSize register array indexing. .	242	Fig 78.	SPI frame format with CPOL=0 and CPHA=0 (a) Single and b) Continuous Transfer).	426
Fig 30.	Interrupt event handling.	253	Fig 79.	SPI frame format with CPOL=0 and CPHA=1. .	427
Fig 31.	UDCA Head register and DMA Descriptors. .	265	Fig 80.	SPI frame format with CPOL = 1 and CPHA = 0 (a) Single and b) Continuous Transfer).	428
Fig 32.	Isochronous OUT endpoint operation example.	273	Fig 81.	SPI Frame Format with CPOL = 1 and CPHA = 1 .	429
Fig 33.	Data transfer in ATLE mode.	274	Fig 82.	Microwire frame format (single transfer).	430
Fig 34.	USB Host controller block diagram.	280	Fig 83.	Microwire frame format (continuous transfers) .	431
Fig 35.	USB OTG controller block diagram.	284	Fig 84.	Microwire frame format setup and hold details .	431
Fig 36.	USB OTG port configuration.	285	Fig 85.	I ² C-bus configuration.	441
Fig 37.	USB host port configuration.	286	Fig 86.	Format in the Master Transmitter mode.	443
Fig 38.	USB device port configuration.	286	Fig 87.	Format of Master Receiver mode.	443
Fig 39.	USB OTG interrupt handling.	296	Fig 88.	A Master Receiver switches to Master Transmitter	
Fig 40.	USB OTG controller with software stack.	297			
Fig 41.	Hardware support for B-device switching from peripheral state to host state.	298			
Fig 42.	State transitions implemented in software during B-device switching from peripheral to host . .	299			
Fig 43.	Hardware support for A-device switching from host state to peripheral state.	301			
Fig 44.	State transitions implemented in software during A-device switching from host to peripheral . .	302			
Fig 45.	Clocking and power control.	305			
Fig 46.	Auto-baud a) mode 0 and b) mode 1 waveform	321			
Fig 47.	Algorithm for setting UART dividers.	324			
Fig 48.	UART0, 2 and 3 block diagram.	327			
Fig 49.	Auto-RTS Functional Timing.	338			

after sending repeated START	444	Fig 126. Center-aligned waveform with dead time, POLA = 0	550
Fig 89. Format of Slave Receiver mode	444	Fig 127. Three-phase DC mode sample waveforms . . .	552
Fig 90. Format of Slave Transmitter mode	445	Fig 128. Three-phase AC mode sample waveforms, edge	
Fig 91. I ² C serial interface block diagram	446	aligned PWM mode.	553
Fig 92. Arbitration procedure	448	Fig 129. Encoder interface block diagram	555
Fig 93. Serial clock synchronization.	448	Fig 130. Quadrature Encoder Basic Operation.	557
Fig 94. Format and states in the Master Transmitter mode .	462	Fig 131. RTC domain conceptual diagram	570
Fig 95. Format and states in the Master Receiver mode. . .	464	Fig 132. RTC functional block diagram.	570
Fig 96. Format and states in the Slave Receiver mode. 466		Fig 133. Watchdog block diagram	584
Fig 97. Format and states in the Slave Transmitter mode. .	467	Fig 134. DAC control with DMA interrupt and timer	596
Fig 98. Simultaneous repeated START conditions from two		Fig 135. DMA controller block diagram.	598
masters	475	Fig 136. LLI example	624
Fig 99. Forced access to a busy I ² C-bus.	475	Fig 137. Map of lower memory	627
Fig 100. Recovering from a bus obstruction caused by a		Fig 138. Boot process flowchart	630
LOW level on SDA.	475	Fig 139. IAP parameter passing	644
Fig 101. Simple I2S configurations and bus timing	486	Fig 140. Algorithm for generating a 128 bit signature. . .	652
Fig 102. Typical transmitter master mode, with or without		Fig 141. Typical Cortex-M3 implementation	656
MCLK output	496	Fig 142. ASR #3	665
Fig 103. Transmitter master mode sharing the receiver		Fig 143. LSR#3.	666
reference clock	496	Fig 144. LSL#3	666
Fig 104. 4-wire transmitter master mode sharing the receiver		Fig 145. ROR#3	667
bit clock and WS	496	Fig 146. RRX	667
Fig 105. Typical transmitter slave mode	496	Fig 147. Bit-band mapping	752
Fig 106. Transmitter slave mode sharing the receiver		Fig 148. Little-endian format.	753
reference clock	496	Fig 149. Vector table.	759
Fig 107. 4-wire transmitter slave mode sharing the receiver		Fig 150. CFSR bit assignments	788
bit clock and WS	497	Fig 151. SRD example	807
Fig 108. Typical receiver master mode, with or without MCLK			
output.	498		
Fig 109. Receiver master mode sharing the transmitter			
reference clock	498		
Fig 110. 4-wire receiver master mode sharing the transmitter			
bit clock and WS	498		
Fig 111. Typical receiver slave mode.	498		
Fig 112. Receiver slave mode sharing the transmitter			
reference clock	498		
Fig 113. 4-wire receiver slave mode sharing the transmitter			
bit clock and WS	499		
Fig 114. FIFO contents for various I ² S modes.	500		
Fig 115. A timer cycle in which PR=2, MRx=6, and both			
interrupt and reset on match are enabled.	510		
Fig 116. A timer Cycle in Which PR=2, MRx=6, and both			
interrupt and stop on match are enabled.	510		
Fig 117. Timer block diagram	511		
Fig 118. RI timer block diagram.	514		
Fig 119. System Tick Timer block diagram	516		
Fig 120. PWM block diagram	522		
Fig 121. Sample PWM waveforms	523		
Fig 122. MCPWM Block Diagram	534		
Fig 123. Edge-aligned PWM waveform without dead time,			
POLA = 0	548		
Fig 124. Center-aligned PWM waveform without dead time,			
POLA = 0	549		
Fig 125. Edge-aligned PWM waveform with dead time,			
POLA = 0	549		

35.5 Contents

Chapter 1: LPC176x/5x Introductory information

1.1	Introduction	5	1.7	ARM Cortex-M3 processor	11
1.2	Features	6	1.7.1	Cortex-M3 Configuration Options	11
1.3	Applications	8		System options:	11
1.4	Ordering information	9		Debug related options:	12
1.4.1	Part options summary	9	1.8	On-chip flash memory system	12
1.5	Simplified block diagram	10	1.9	On-chip Static RAM	12
1.6	Architectural overview	11	1.10	Block diagram	13

Chapter 2: LPC176x/5x Memory map

2.1	Memory map and peripheral addressing	14		Boot ROM re-mapping	17
2.2	Memory maps	14	2.5	AHB arbitration	17
2.3	APB peripheral addresses	16	2.6	Bus fault exceptions	17
2.4	Memory re-mapping	17			

Chapter 3: LPC176x/5x System control

3.1	Introduction	19	3.6.2	External Interrupt flag register (EXTINT - 0x400F C140)	26
3.2	Pin description	19	3.6.3	External Interrupt Mode register (EXTMODE - 0x400F C148)	27
3.3	Register description	20	3.6.4	External Interrupt Polarity register (EXTPOLAR - 0x400F C14C)	28
3.4	Reset	20	3.7	Other system controls and status flags	30
3.4.1	Reset Source Identification Register (RSID - 0x400F C180)	23	3.7.1	System Controls and Status register (SCS - 0x400F C1A0)	30
3.5	Brown-out detection	24			
3.6	External interrupt inputs	25			
3.6.1	Register description	26			

Chapter 4: LPC176x/5x Clocking and power control

4.1	Summary of clocking and power control functions	31	4.5.3	PLL0 Control register (PLL0CON - 0x400F C080)	38
4.2	Register description	32	4.5.4	PLL0 Configuration register (PLL0CFG - 0x400F C084)	39
4.3	Oscillators	33	4.5.5	PLL0 Status register (PLL0STAT - 0x400F C088)	40
4.3.1	Internal RC oscillator	33	4.5.6	PLL0 Interrupt: PLOCK0	41
4.3.2	Main oscillator	33	4.5.7	PLL0 Modes	41
4.3.3	RTC oscillator	35	4.5.8	PLL0 Feed register (PLL0FEED - 0x400F C08C)	42
4.4	Clock source selection multiplexer	36	4.5.9	PLL0 and Power-down mode	42
4.4.1	Clock Source Select register (CLKSRCSEL - 0x400F C10C)	36	4.5.10	PLL0 frequency calculation	42
4.5	PLL0 (Phase Locked Loop 0)	37	4.5.11	Procedure for determining PLL0 settings	44
4.5.1	PLL0 operation	37	4.5.12	Examples of PLL0 settings	45
4.5.1.1	PLL0 and startup/boot code interaction	37		Example 1	45
4.5.2	PLL0 register description	38			

continued >>

Example 2	46	4.7.3	Peripheral Clock Selection registers 0 and 1 (PCLKSEL0 - 0x400F C1A8 and PCLKSEL1 - 0x400F C1AC)	58
Example 3	47	4.8	Power control	60
4.5.13 PLL0 setup sequence	48	4.8.1	Sleep mode	60
4.6 PLL1 (Phase Locked Loop 1)	49	4.8.2	Deep Sleep mode	60
4.6.1 PLL1 register description	49	4.8.3	Power-down mode	61
4.6.2 PLL1 Control register (PLL1CON - 0x400F C0A0)	50	4.8.4	Deep Power-down mode	62
4.6.3 PLL1 Configuration register (PLL1CFG - 0x400F C0A4)	51	4.8.5	Peripheral power control	62
4.6.4 PLL1 Status register (PLL1STAT - 0x400F C0A8)	51	4.8.6	Register description	62
4.6.4.1 PLL1 modes	52	4.8.7	Power Mode Control register (PCON - 0x400F C0C0)	63
4.6.5 PLL1 Interrupt: PLOCK1	52	4.8.7.1	Encoding of Reduced Power Modes	64
4.6.6 PLL1 Feed register (PLL1FEED - 0x400F C0AC)	53	4.8.8	Wake-up from Reduced Power Modes	64
4.6.7 PLL1 and Power-down mode	53	4.8.9	Power Control for Peripherals register (PCONP - 0x400F C0C4)	64
4.6.8 PLL1 frequency calculation	54	4.8.10	Power control usage notes	66
4.6.9 Procedure for determining PLL1 settings	54	4.8.11	Power domains	66
4.7 Clock dividers	56	4.9	Wake-up timer	67
4.7.1 CPU Clock Configuration register (CCLKCFG - 0x400F C104)	56	4.10	External clock output pin	68
4.7.2 USB Clock Configuration register (USBCLKCFG - 0x400F C108)	57	4.10.1	Clock Output Configuration register (CLKOUTCFG - 0x400F C1C8)	68

Chapter 5: LPC176x/5x Flash accelerator

5.1 Introduction	70	5.3 Register description	71
5.2 Flash accelerator blocks	70	5.4 Flash Accelerator Configuration register (FLASHCFG - 0x400F C000)	72
5.2.1 Flash memory bank	70	5.5 Operation	72
5.2.2 Flash programming Issues	71		

Chapter 6: LPC176x/5x Nested Vectored Interrupt Controller (NVIC)

6.1 Features	74	6.5.6	Interrupt Set-Pending Register 1 register (ISPR1 - 0xE000 E204)	84
6.2 Description	74	6.5.7	 Interrupt Clear-Pending Register 0 register (ICPR0 - 0xE000 E280)	85
6.3 Interrupt sources	74	6.5.8	 Interrupt Clear-Pending Register 1 register (ICPR1 - 0xE000 E284)	86
6.4 Vector table remapping	77	6.5.9	Interrupt Active Bit Register 0 (IABR0 - 0xE000 E300)	87
Examples:	77	6.5.10	Interrupt Active Bit Register 1 (IABR1 - 0xE000 E304)	88
6.5 Register description	78	6.5.11	Interrupt Priority Register 0 (IPR0 - 0xE000 E400)	89
6.5.1 Interrupt Set-Enable Register 0 register (ISER0 - 0xE000 E100)	79	6.5.12	Interrupt Priority Register 1 (IPR1 - 0xE000 E404)	89
6.5.2 Interrupt Set-Enable Register 1 register (ISER1 - 0xE000 E104)	80	6.5.13	Interrupt Priority Register 2 (IPR2 - 0xE000 E408)	89
6.5.3 Interrupt Clear-Enable Register 0 (ICER0 - 0xE000 E180)	81			
6.5.4 Interrupt Clear-Enable Register 1 register (ICER1 - 0xE000 E184)	82			
6.5.5 Interrupt Set-Pending Register 0 register (ISPR0 - 0xE000 E200)	83			

continued >>

6.5.14	Interrupt Priority Register 3 (IPR3 - 0xE000 E40C)	90	6.5.18	Interrupt Priority Register 7 (IPR7 - 0xE000 E41C)	91
6.5.15	Interrupt Priority Register 4 (IPR4 - 0xE000 E410)	90	6.5.19	Interrupt Priority Register 8 (IPR8 - 0xE000 E420)	91
6.5.16	Interrupt Priority Register 5 (IPR5 - 0xE000 E414)	90	6.5.20	Software Trigger Interrupt Register (STIR - 0xE000 EF00)	92
6.5.17	Interrupt Priority Register 6 (IPR6 - 0xE000 E418)	91			

Chapter 7: LPC176x/5x Pin configuration

7.1	LPC176x/5x pin configuration	93	7.1.1	LPC176x/5x pin description	96
-----	--	----	-------	--------------------------------------	----

Chapter 8: LPC176x/5x Pin connect block

8.1	How to read this chapter	114	8.5.9	Pin Mode select register 0 (PINMODE0 - 0x4002 C040)	122
8.2	Description	114	8.5.10	Pin Mode select register 1 (PINMODE1 - 0x4002 C044)	122
8.3	Pin function select register values	114	8.5.11	Pin Mode select register 2 (PINMODE2 - 0x4002 C048)	123
	Multiple connections	115	8.5.12	Pin Mode select register 3 (PINMODE3 - 0x4002 C04C)	123
8.4	Pin mode select register values	115	8.5.13	Pin Mode select register 4 (PINMODE4 - 0x4002 C050)	124
	Function of PINMODE in open drain mode . .	116	8.5.14	Pin Mode select register 7 (PINMODE7 - 0x4002 C05C)	125
8.5	Register description	117	8.5.15	Pin Mode select register 9 (PINMODE9 - 0x4002 C064)	125
	Pin control module register reset values. . .	117	8.5.16	Open Drain Pin Mode select register 0 (PINMODE_OD0 - 0x4002 C068)	125
8.5.1	Pin Function Select register 0 (PINSEL0 - 0x4002 C000)	118	8.5.17	Open Drain Pin Mode select register 1 (PINMODE_OD1 - 0x4002 C06C)	126
8.5.2	Pin Function Select Register 1 (PINSEL1 - 0x4002 C004)	118	8.5.18	Open Drain Pin Mode select register 2 (PINMODE_OD2 - 0x4002 C070)	127
8.5.3	Pin Function Select register 2 (PINSEL2 - 0x4002 C008)	119	8.5.19	Open Drain Pin Mode select register 3 (PINMODE_OD3 - 0x4002 C074)	128
8.5.4	Pin Function Select Register 3 (PINSEL3 - 0x4002 C00C)	119	8.5.20	Open Drain Pin Mode select register 4 (PINMODE_OD4 - 0x4002 C078)	128
8.5.5	Pin Function Select Register 4 (PINSEL4 - 0x4002 C010)	120	8.5.21	I ² C Pin Configuration register (I2CPADCFG - 0x4002 C07C)	129
8.5.6	Pin Function Select Register 7 (PINSEL7 - 0x4002 C01C)	121			
8.5.7	Pin Function Select Register 9 (PINSEL9 - 0x4002 C024)	121			
8.5.8	Pin Function Select Register 10 (PINSEL10 - 0x4002 C028)	121			

Chapter 9: LPC176x/5x General Purpose Input/Output (GPIO)

9.1	Basic configuration	130	9.5.1	GPIO port Direction register FIOxDIR (FIO0DIR to FIO4DIR- 0x2009 C000 to 0x2009 C080) . .	133
9.2	Features	130	9.5.2	GPIO port output Set register FIOxSET (FIO0SET to FIO4SET - 0x2009 C018 to 0x2009 C098)	134
9.2.1	Digital I/O ports	130	9.5.3	GPIO port output Clear register FIOxCLR (FIO0CLR to FIO4CLR- 0x2009 C01C to 0x2009 C09C)	136
9.2.2	Interrupt generating digital ports	130			
9.3	Applications	131			
9.4	Pin description	131			
9.5	Register description	132			

continued >>

9.5.4	GPIO port Pin value register FIOxPIN (FIO0PIN to FIO4PIN - 0x2009 C014 to 0x2009 C094) . . .	137	9.5.6.6	GPIO Interrupt Status for port 0 Rising Edge Interrupt (IO0IntStatR - 0x4002 8084)	145
9.5.5	Fast GPIO port Mask register FIOxMASK (FIO0MASK to FIO4MASK - 0x2009 C010 to 0x2009 C090)	139	9.5.6.7	GPIO Interrupt Status for port 2 Rising Edge Interrupt (IO2IntStatR - 0x4002 80A4)	146
9.5.6	GPIO interrupt registers	141	9.5.6.8	GPIO Interrupt Status for port 0 Falling Edge Interrupt (IO0IntStatF - 0x4002 8088)	146
9.5.6.1	GPIO overall Interrupt Status register (IOIntStatus - 0x4002 8080)	141	9.5.6.9	GPIO Interrupt Status for port 2 Falling Edge Interrupt (IO2IntStatF - 0x4002 80A8)	147
9.5.6.2	GPIO Interrupt Enable for port 0 Rising Edge (IO0IntEnR - 0x4002 8090)	141	9.5.6.10	GPIO Interrupt Clear register for port 0 (IO0IntClr - 0x4002 808C)	148
9.5.6.3	GPIO Interrupt Enable for port 2 Rising Edge (IO2IntEnR - 0x4002 80B0)	142	9.5.6.11	GPIO Interrupt Clear register for port 2 (IO2IntClr - 0x4002 80AC)	149
9.5.6.4	GPIO Interrupt Enable for port 0 Falling Edge (IO0IntEnF - 0x4002 8094)	143	9.6	GPIO usage notes	150
9.5.6.5	GPIO Interrupt Enable for port 2 Falling Edge (IO2IntEnF - 0x4002 80B4)	144	9.6.1	Example: An instantaneous output of 0s and 1s on a GPIO port	150
			9.6.2	Writing to FIOSET/FIOCLR vs. FIOPIN	150

Chapter 10: LPC176x/5x Ethernet

10.1	Basic configuration	151	10.11.9	MII Mgmt Configuration Register (MCFG - 0x5000 0020)	164
10.2	Introduction	151	10.11.10	MII Mgmt Command Register (MCMD - 0x5000 0024)	165
10.3	Features	152	10.11.11	MII Mgmt Address Register (MADR - 0x5000 0028)	165
10.4	Architecture and operation	153	10.11.12	MII Mgmt Write Data Register (MWTD - 0x5000 002C)	165
10.5	DMA engine functions	154	10.11.13	MII Mgmt Read Data Register (MRDD - 0x5000 0030)	166
10.6	Overview of DMA operation	154	10.11.14	MII Mgmt Indicators Register (MIND - 0x5000 0034)	166
10.7	Ethernet Packet	155	10.11.15	Station Address 0 Register (SA0 - 0x5000 0040)	167
10.8	Overview	156	10.11.16	Station Address 1 Register (SA1 - 0x5000 0044)	167
10.8.1	Partitioning	156	10.11.17	Station Address 2 Register (SA2 - 0x5000 0048)	167
10.8.2	Example PHY Devices	157	10.12	Control register definitions	168
10.9	Pin description	157	10.12.1	Command Register (Command - 0x5000 0100)	168
10.10	Registers and software interface	158	10.12.2	Status Register (Status - 0x5000 0104)	168
10.10.1	Register map	158	10.12.3	Receive Descriptor Base Address Register (RxDescriptor - 0x5000 0108)	169
10.11	Ethernet MAC register definitions	160	10.12.4	Receive Status Base Address Register (RxStatus - 0x5000 010C)	169
10.11.1	MAC Configuration Register 1 (MAC1 - 0x5000 0000)	160	10.12.5	Receive Number of Descriptors Register (RxDescriptor - 0x5000 0110)	169
10.11.2	MAC Configuration Register 2 (MAC2 - 0x5000 0004)	160	10.12.6	Receive Produce Index Register (RxProduceIndex - 0x5000 0114)	170
10.11.3	Back-to-Back Inter-Packet-Gap Register (IPGT - 0x5000 0008)	162			
10.11.4	Non Back-to-Back Inter-Packet-Gap Register (IPGR - 0x5000 000C)	162			
10.11.5	Collision Window / Retry Register (CLRT - 0x5000 0010)	163			
10.11.6	Maximum Frame Register (MAXF - 0x5000 0014)	163			
10.11.7	PHY Support Register (SUPP - 0x5000 0018)	163			
10.11.8	Test Register (TEST - 0x5000 001C)	163			

continued >>

10.12.7	Receive Consume Index Register (RxConsumeIndex - 0x5000 0118)	170	10.14.3	Interrupt Clear Register (IntClear - 0x5000 0FE8)	180
10.12.8	Transmit Descriptor Base Address Register (TxDescriptor - 0x5000 011C)	171	10.14.4	Interrupt Set Register (IntSet - 0x5000 0FEC)	180
10.12.9	Transmit Status Base Address Register (TxStatus - 0x5000 0120)	171	10.14.5	Power-Down Register (PowerDown - 0x5000 0FF4)	181
10.12.10	Transmit Number of Descriptors Register (TxDescriptorNumber - 0x5000 0124)	171	10.15	Descriptor and status formats	182
10.12.11	Transmit Produce Index Register (TxProduceIndex - 0x5000 0128)	172	10.15.1	Receive descriptors and statuses	182
10.12.12	Transmit Consume Index Register (TxConsumeIndex - 0x5000 012C)	172	10.15.2	Transmit descriptors and statuses	185
10.12.13	Transmit Status Vector 0 Register (TSV0 - 0x5000 0158)	172	10.16	Ethernet block functional description	187
10.12.14	Transmit Status Vector 1 Register (TSV1 - 0x5000 015C)	173	10.16.1	Overview	187
10.12.15	Receive Status Vector Register (RSV - 0x5000 0160)	174	10.16.2	AHB interface	188
10.12.16	Flow Control Counter Register (FlowControlCounter - 0x5000 0170)	175	10.17	Interrupts	188
10.12.17	Flow Control Status Register (FlowControlStatus - 0x5000 0174)	175	10.17.1	Direct Memory Access (DMA)	188
10.13	Receive filter register definitions	176	10.17.2	Initialization	191
10.13.1	Receive Filter Control Register (RxFilterCtrl - 0x5000 0200)	176	10.17.3	Transmit process	192
10.13.2	Receive Filter WoL Status Register (RxFilterWoLStatus - 0x5000 0204)	176	10.17.4	Receive process	198
10.13.3	Receive Filter WoL Clear Register (RxFilterWoLClear - 0x5000 0208)	177	10.17.5	Transmission retry	204
10.13.4	Hash Filter Table LSBs Register (HashFilterL - 0x5000 0210)	177	10.17.6	Status hash CRC calculations	204
10.13.5	Hash Filter Table MSBs Register (HashFilterH - 0x5000 0214)	178	10.17.7	Duplex modes	205
10.14	Module control register definitions	178	10.17.8	IEEE 802.3/Clause 31 flow control	205
10.14.1	Interrupt Status Register (IntStatus - 0x5000 0FE0)	178	10.17.9	Half-Duplex mode backpressure	207
10.14.2	Interrupt Enable Register (IntEnable - 0x5000 0FE4)	179	10.17.10	Receive filtering	208
			10.17.11	Power management	210
			10.17.12	Wake-up on LAN	210
			10.17.13	Enabling and disabling receive and transmit	212
			10.17.14	Transmission padding and CRC	214
			10.17.15	Huge frames and frame length checking	215
			10.17.16	Statistics counters	215
			10.17.17	MAC status vectors	215
			10.17.18	Reset	216
			10.17.19	Ethernet errors	217
			10.18	AHB bandwidth	218
			10.18.1	DMA access	218
			10.18.2	Types of CPU access	219
			10.18.3	Overall bandwidth	219
			10.19	CRC calculation	221

Chapter 11: LPC176x/5x USB device controller

11.1	How to read this chapter	223	11.6.3	Endpoint RAM (EP_RAM)	226
11.2	Basic configuration	223	11.6.4	EP_RAM access control	226
11.3	Introduction	223	11.6.5	DMA engine and bus master interface	227
11.4	Features	224	11.6.6	Register interface	227
11.5	Fixed endpoint configuration	224	11.6.7	SoftConnect	227
11.6	Functional description	225	11.6.8	GoodLink	227
11.6.1	Analog transceiver	226	11.7	Operational overview	227
11.6.2	Serial Interface Engine (SIE)	226	11.8	Pin description	228
			11.9	Clocking and power management	228

continued >>

11.9.1	Power requirements	228	11.10.5.4	USB Transmit Packet Length register (USBTxPLen - 0x5000 C224)	244
11.9.2	Clocks	228	11.10.5.5	USB Control register (USBCtrl - 0x5000 C228)	244
11.9.3	Power management support	229	11.10.6	SIE command code registers	245
11.9.4	Remote wake-up	230	11.10.6.1	USB Command Code register (USBCmdCode - 0x5000 C210)	245
11.10	Register description	230	11.10.6.2	USB Command Data register (USBCmdData - 0x5000 C214)	245
11.10.1	Clock control registers	231	11.10.7	DMA registers	245
11.10.1.1	USB Clock Control register (USBClkCtrl - 0x5000 CFF4)	231	11.10.7.1	USB DMA Request Status register (USBDMARSt - 0x5000 C250)	245
11.10.1.2	USB Clock Status register (USBClkSt - 0x5000 CFF8)	232	11.10.7.2	USB DMA Request Clear register (USBDMARClr - 0x5000 C254)	246
11.10.2	Device interrupt registers	232	11.10.7.3	USB DMA Request Set register (USBDMARSet - 0x5000 C258)	247
11.10.2.1	USB Interrupt Status register (USBIntSt - 0x5000 C1C0)	232	11.10.7.4	USB UDCA Head register (USBUDCAH - 0x5000 C280)	247
11.10.2.2	USB Device Interrupt Status register (USBDevIntSt - 0x5000 C200)	233	11.10.7.5	USB EP DMA Status register (USBEPDMASt - 0x5000 C284)	247
11.10.2.3	USB Device Interrupt Enable register (USBDevIntEn - 0x5000 C204)	234	11.10.7.6	USB EP DMA Enable register (USBEPDMAEn - 0x5000 C288)	248
11.10.2.4	USB Device Interrupt Clear register (USBDevIntClr - 0x5000 C208)	234	11.10.7.7	USB EP DMA Disable register (USBEPDMADis - 0x5000 C28C)	248
11.10.2.5	USB Device Interrupt Set register (USBDevIntSet - 0x5000 C20C)	235	11.10.7.8	USB DMA Interrupt Status register (USBDMAIntSt - 0x5000 C290)	248
11.10.2.6	USB Device Interrupt Priority register (USBDevIntPri - 0x5000 C22C)	236	11.10.7.9	USB DMA Interrupt Enable register (USBDMAIntEn - 0x5000 C294)	249
11.10.3	Endpoint interrupt registers	236	11.10.7.10	USB End of Transfer Interrupt Status register (USBEoTIntSt - 0x5000 C2A0)	249
11.10.3.1	USB Endpoint Interrupt Status register (USBEPIntSt - 0x5000 C230)	236	11.10.7.11	USB End of Transfer Interrupt Clear register (USBEoTIntClr - 0x5000 C2A4)	250
11.10.3.2	USB Endpoint Interrupt Enable register (USBEPIntEn - 0x5000 C234)	237	11.10.7.12	USB End of Transfer Interrupt Set register (USBEoTIntSet - 0x5000 C2A8)	250
11.10.3.3	USB Endpoint Interrupt Clear register (USBEPIntClr - 0x5000 C238)	238	11.10.7.13	USB New DD Request Interrupt Status register (USBNDDRIntSt - 0x5000 C2AC)	250
11.10.3.4	USB Endpoint Interrupt Set register (USBEPIntSet - 0x5000 C23C)	239	11.10.7.14	USB New DD Request Interrupt Clear register (USBNDDRIntClr - 0x5000 C2B0)	250
11.10.3.5	USB Endpoint Interrupt Priority register (USBEPIntPri - 0x5000 C240)	239	11.10.7.15	USB New DD Request Interrupt Set register (USBNDDRIntSet - 0x5000 C2B4)	250
11.10.4	Endpoint realization registers	240	11.10.7.16	USB System Error Interrupt Status register (USBSysErrIntSt - 0x5000 C2B8)	251
11.10.4.1	EP RAM requirements	240	11.10.7.17	USB System Error Interrupt Clear register (USBSysErrIntClr - 0x5000 C2BC)	251
11.10.4.2	USB Realize Endpoint register (USBReEp - 0x5000 C244)	241	11.10.7.18	USB System Error Interrupt Set register (USBSysErrIntSet - 0x5000 C2C0)	251
11.10.4.3	USB Endpoint Index register (USBEPIn - 0x5000 C248)	242	11.11	Interrupt handling	251
11.10.4.4	USB MaxPacketSize register (USBMaxPSize - 0x5000 C24C)	242		Slave mode	252
11.10.5	USB transfer registers	243		DMA mode	252
11.10.5.1	USB Receive Data register (USBRxData - 0x5000 C218)	243			
11.10.5.2	USB Receive Packet Length register (USBRxPLen - 0x5000 C220)	243			
11.10.5.3	USB Transmit Data register (USBTxData - 0x5000 C21C)	243			

continued >>

11.12	Serial interface engine command description	254	11.15.4.4	Isochronous_endpoint	268
11.12.1	Set Address (Command: 0xD0, Data: write 1 byte)	255	11.15.4.5	Max_packet_size	268
11.12.2	Configure Device (Command: 0xD8, Data: write 1 byte)	255	11.15.4.6	DMA_buffer_length	268
11.12.3	Set Mode (Command: 0xF3, Data: write 1 byte)	256	11.15.4.7	DMA_buffer_start_addr	268
11.12.4	Read Current Frame Number (Command: 0xF5, Data: read 1 or 2 bytes)	256	11.15.4.8	DD_retired	268
11.12.5	Read Test Register (Command: 0xFD, Data: read 2 bytes)	257	11.15.4.9	DD_status	268
11.12.6	Set Device Status (Command: 0xFE, Data: write 1 byte)	257	11.15.4.10	Packet_valid	269
11.12.7	Get Device Status (Command: 0xFE, Data: read 1 byte)	258	11.15.4.11	LS_byte_extracted	269
11.12.8	Get Error Code (Command: 0xFF, Data: read 1 byte)	258	11.15.4.12	MS_byte_extracted	269
11.12.9	Read Error Status (Command: 0xFB, Data: read 1 byte)	259	11.15.4.13	Present_DMA_count	269
11.12.10	Select Endpoint (Command: 0x00 - 0x1F, Data: read 1 byte (optional))	259	11.15.4.14	Message_length_position	269
11.12.11	Select Endpoint/Clear Interrupt (Command: 0x40 - 0x5F, Data: read 1 byte)	260	11.15.4.15	Isochronous_packetsize_memory_address	269
11.12.12	Set Endpoint Status (Command: 0x40 - 0x55, Data: write 1 byte (optional))	261	11.15.5	Non-isochronous endpoint operation	269
11.12.13	Clear Buffer (Command: 0xF2, Data: read 1 byte (optional))	261	11.15.5.1	Setting up DMA transfers	269
11.12.14	Validate Buffer (Command: 0xFA, Data: none)	262	11.15.5.2	Finding DMA Descriptor	270
11.13	USB device controller initialization	262	11.15.5.3	Transferring the data	270
11.14	Slave mode operation	263	11.15.5.4	Optimizing descriptor fetch	270
11.14.1	Interrupt generation	263	11.15.5.5	Ending the packet transfer	270
11.14.2	Data transfer for OUT endpoints	264	11.15.5.6	No_Packet DD	271
11.14.3	Data transfer for IN endpoints	264	11.15.6	Isochronous endpoint operation	271
11.15	DMA operation	264	11.15.6.1	Setting up DMA transfers	271
11.15.1	Transfer terminology	265	11.15.6.2	Finding the DMA Descriptor	271
11.15.2	USB device communication area	265	11.15.6.3	Transferring the Data	272
11.15.3	Triggering the DMA engine	266		OUT endpoints	272
11.15.4	The DMA descriptor	266		IN endpoints	272
11.15.4.1	Next_DD_pointer	267	11.15.6.4	DMA descriptor completion	272
11.15.4.2	DMA_mode	267	11.15.6.5	Isochronous OUT Endpoint Operation Example	272
11.15.4.3	Next_DD_valid	267	11.15.7	Auto Length Transfer Extraction (ATLE) mode operation	273
				OUT transfers in ATLE mode	274
				IN transfers in ATLE mode	275
			11.15.7.1	Setting up the DMA transfer	275
			11.15.7.2	Finding the DMA Descriptor	275
			11.15.7.3	Transferring the Data	275
				OUT endpoints	275
				IN endpoints	275
			11.15.7.4	Ending the packet transfer	276
				OUT endpoints	276
				IN endpoints	276
			11.16	Double buffered endpoint operation	276
			11.16.1	Bulk endpoints	276
			11.16.2	Isochronous endpoints	278

Chapter 12: LPC176x/5x USB Host controller

12.1	How to read this chapter	279	12.3.2	Architecture	280
12.2	Basic configuration	279	12.4	Interfaces	280
12.3	Introduction	279	12.4.1	Pin description	281
12.3.1	Features	280	12.4.1.1	USB host usage note	281

continued >>

12.4.2	Software interface	281	12.4.2.2	USB Host Register Definitions	282
12.4.2.1	Register map	281			

Chapter 13: LPC176x/5x USB OTG

13.1	How to read this chapter	283	13.8.10	I2C Receive Register (I2C_RX - 0x5000 C300)	291
13.2	Basic configuration	283	13.8.11	I2C Transmit Register (I2C_TX - 0x5000 C300)	292
13.3	Introduction	283	13.8.12	I2C Status Register (I2C_STS - 0x5000 C304)	292
13.4	Features	283	13.8.13	I2C Control Register (I2C_CTL - 0x5000 C308)	294
13.5	Architecture	284	13.8.14	I2C Clock High Register (I2C_CLKHI - 0x5000 C30C)	295
13.6	Modes of operation	284	13.8.15	I2C Clock Low Register (I2C_CLKLO - 0x5000 C310)	295
13.7	Pin configuration	285	13.8.16	Interrupt handling	295
13.7.1	Connecting the USB port to an external OTG transceiver	285	13.9	HNP support	296
13.7.2	Connecting USB as a host	286	13.9.1	B-device: peripheral to host switching	297
13.7.3	Connecting USB as device	286		Remove D+ pull-up	299
13.8	Register description	287		Add D+ pull-up	300
13.8.1	USB Interrupt Status Register (USBIntSt - 0x5000 C1C0)	287	13.9.2	A-device: host to peripheral HNP switching.	300
13.8.2	OTG Interrupt Status Register (OTGIntSt - 0x5000 C100)	288		Set BDIS_ACON_EN in external OTG transceiver	302
13.8.3	OTG Interrupt Enable Register (OTGIntEn - 0x5000 C104)	288		Clear BDIS_ACON_EN in external OTG transceiver	303
13.8.4	OTG Interrupt Set Register (OTGIntSet - 0x5000 C20C)	289		Discharge V _{BUS}	303
13.8.5	OTG Interrupt Clear Register (OTGIntClr - 0x5000 C10C)	289		Load and enable OTG timer	304
13.8.6	OTG Status and Control Register (OTGStCtrl - 0x5000 C110)	289		Stop OTG timer	304
13.8.7	OTG Timer Register (OTGTmr - 0x5000 C114)	290		Suspend host on port 1	304
13.8.8	OTG Clock Control Register (OTGClkCtrl - 0x5000 CFF4)	290	13.10	Clocking and power management	304
13.8.9	OTG Clock Status Register (OTGClkSt - 0x5000 CFF8)	291	13.10.1	Device clock request signals	305
			13.10.1.1	Host clock request signals	306
			13.10.2	Power-down mode support	306
			13.11	USB OTG controller initialization	306

Chapter 14: LPC176x/5x UART0/2/3

14.1	Basic configuration	308	14.4.3	UARTn Divisor Latch LSB register (U0DLL - 0x4000 C000, U2DLL - 0x4009 8000, U3DLL - 0x4009 C000 when DLAB = 1) and UARTn Divisor Latch MSB register (U0DLM - 0x4000 C004, U2DLL - 0x4009 8004, U3DLL - 0x4009 C004 when DLAB = 1)	311
14.2	Features	308	14.4.4	UARTn Interrupt Enable Register (U0IER - 0x4000 C004, U2IER - 0x4009 8004, U3IER - 0x4009 C004 when DLAB = 0)	312
14.3	Pin description	309	14.4.5	UARTn Interrupt Identification Register (U0IIR - 0x4000 C008, U2IIR - 0x4009 8008, U3IIR - 0x4009 C008)	313
14.4	Register description	309			
14.4.1	UARTn Receiver Buffer Register (U0RBR - 0x4000 C000, U2RBR - 0x4009 8000, U3RBR - 0x4009 C000 when DLAB = 0)	311			
14.4.2	UARTn Transmit Holding Register (U0THR - 0x4000 C000, U2THR - 0x4009 8000, U3THR - 0x4009 C000 when DLAB = 0)	311			

continued >>

14.4.6	UARTn FIFO Control Register (U0FCR - 0x4000 C008, U2FCR - 0x4009 8008, U3FCR - 0x4009 C008)	315	14.4.10.1	Auto-baud	319
14.4.6.1	DMA Operation	315	14.4.10.2	Auto-baud modes	320
	UART receiver DMA	316	14.4.11	UARTn IrDA Control Register (U0ICR - 0x4000 C024, U2ICR - 0x4009 8024, U3ICR - 0x4009 C024)	321
	UART transmitter DMA	316	14.4.12	UARTn Fractional Divider Register (U0FDR - 0x4000 C028, U2FDR - 0x4009 8028, U3FDR - 0x4009 C028)	322
14.4.7	UARTn Line Control Register (U0LCR - 0x4000 C00C, U2LCR - 0x4009 800C, U3LCR - 0x4009 C00C)	316	14.4.12.1	Baud rate calculation	323
14.4.8	UARTn Line Status Register (U0LSR - 0x4000 C014, U2LSR - 0x4009 8014, U3LSR - 0x4009 C014)	316	14.4.12.1.1	Example 1: PCLK = 14.7456 MHz, BR = 9600	325
14.4.9	UARTn Scratch Pad Register (U0SCR - 0x4000 C01C, U2SCR - 0x4009 801C, U3SCR - 0x4009 C01C)	318	14.4.12.1.2	Example 2: PCLK = 12 MHz, BR = 115200	325
14.4.10	UARTn Auto-baud Control Register (U0ACR - 0x4000 C020, U2ACR - 0x4009 8020, U3ACR - 0x4009 C020)	318	14.4.13	UARTn Transmit Enable Register (U0TER - 0x4000 C030, U2TER - 0x4009 8030, U3TER - 0x4009 C030)	325
			14.5	Architecture	326

Chapter 15: LPC176x/5x UART1

15.1	Basic configuration	328	15.4.11	UART1 Modem Status Register (U1MSR - 0x4001 0018)	340
15.2	Features	328	15.4.12	UART1 Scratch Pad Register (U1SCR - 0x4001 001C)	341
15.3	Pin description	329	15.4.13	UART1 Auto-baud Control Register (U1ACR - 0x4001 0020)	341
15.4	Register description	330	15.4.14	Auto-baud	342
15.4.1	UART1 Receiver Buffer Register (U1RBR - 0x4001 0000, when DLAB = 0)	331	15.4.15	Auto-baud modes	343
15.4.2	UART1 Transmitter Holding Register (U1THR - 0x4001 0000 when DLAB = 0)	331	15.4.16	UART1 Fractional Divider Register (U1FDR - 0x4001 0028)	344
15.4.3	UART1 Divisor Latch LSB and MSB Registers (U1DLL - 0x4001 0000 and U1DLM - 0x4001 0004, when DLAB = 1)	331	15.4.16.1	Baud rate calculation	345
15.4.4	UART1 Interrupt Enable Register (U1IER - 0x4001 0004, when DLAB = 0)	332	15.4.16.1.1	Example 1: PCLK = 14.7456 MHz, BR = 9600	347
15.4.5	UART1 Interrupt Identification Register (U1IIR - 0x4001 0008)	333	15.4.16.1.2	Example 2: PCLK = 12 MHz, BR = 115200	347
15.4.6	UART1 FIFO Control Register (U1FCR - 0x4001 0008)	335	15.4.17	UART1 Transmit Enable Register (U1TER - 0x4001 0030)	347
15.4.6.1	DMA Operation	336	15.4.18	UART1 RS485 Control register (U1RS485CTRL - 0x4001 004C)	348
	UART receiver DMA	336	15.4.19	UART1 RS-485 Address Match register (U1RS485ADRMATCH - 0x4001 0050)	349
	UART transmitter DMA	336	15.4.20	UART1 RS-485 Delay value register (U1RS485DLY - 0x4001 0054)	349
15.4.7	UART1 Line Control Register (U1LCR - 0x4001 000C)	336	15.4.21	RS-485/EIA-485 modes of operation	349
15.4.8	UART1 Modem Control Register (U1MCR - 0x4001 0010)	336		RS-485/EIA-485 Normal Multidrop Mode (NMM)	349
15.4.9	Auto-flow control	337		RS-485/EIA-485 Auto Address Detection (AAD) mode	350
15.4.9.1	Auto-RTS	337		RS-485/EIA-485 Auto Direction Control	350
15.4.9.2	Auto-CTS	338		RS485/EIA-485 driver delay time	350
15.4.10	UART1 Line Status Register (U1LSR - 0x4001 0014)	339		RS485/EIA-485 output inversion	351

continued >>

15.5 Architecture 351**Chapter 16: LPC176x/5x CAN1/2**

16.1 Basic configuration	353	16.7.11 CAN Receive Data register A (CAN1RDA - 0x4004 4028, CAN2RDA - 0x4004 8028) . .	376
16.2 CAN controllers	353	16.7.12 CAN Receive Data register B (CAN1RDB - 0x4004 402C, CAN2RDB - 0x4004 802C) . .	376
16.3 Features	353	16.7.13 CAN Transmit Frame Information register (CAN1TFI[1/2/3] - 0x4004 40[30/ 40/50], CAN2TFI[1/2/3] - 0x4004 80[30/40/50])	376
16.3.1 General CAN features	353	Automatic transmit priority detection	377
16.3.2 CAN controller features	354	Tx DLC	377
16.3.3 Acceptance filter features	354	16.7.14 CAN Transmit Identifier register (CAN1TID[1/2/3] - 0x4004 40[34/44/54], CAN2TID[1/2/3] - 0x4004 80[34/44/54])	378
16.4 Pin description	354	16.7.15 CAN Transmit Data register A (CAN1TDA[1/2/3] - 0x4004 40[38/48/58], CAN2TDA[1/2/3] - 0x4004 80[38/48/58])	378
16.5 CAN controller architecture	354	16.7.16 CAN Transmit Data register B (CAN1TDB[1/2/3] - 0x4004 40[3C/4C/5C], CAN2TDB[1/2/3] - 0x4004 80[3C/4C/5C])	379
16.5.1 APB Interface Block (AIB)	355	16.7.17 CAN Sleep Clear register (CANSLEEPCLR - 0x400F C110)	379
16.5.2 Interface Management Logic (IML)	355	16.7.18 CAN Wake-up Flags register (CANWAKEFLAGS - 0x400F C114)	380
16.5.3 Transmit Buffers (TXB)	355	16.8 CAN controller operation	380
16.5.4 Receive Buffer (RXB)	356	16.8.1 Error handling	380
16.5.5 Error Management Logic (EML)	357	16.8.2 Sleep mode	380
16.5.6 Bit Timing Logic (BTL)	357	16.8.3 Interrupts	381
16.5.7 Bit Stream Processor (BSP)	357	16.8.4 Transmit priority	381
16.5.8 CAN controller self-tests	357	16.9 Centralized CAN registers	381
Global self test	358	16.9.1 Central Transmit Status Register (CANTxSR - 0x4004 0000)	382
Local self test	358	16.9.2 Central Receive Status Register (CANRxSR - 0x4004 0004)	382
16.6 Memory map of the CAN block	359	16.9.3 Central Miscellaneous Status Register (CANMSR - 0x4004 0008)	383
16.7 CAN controller registers	359	16.10 Global acceptance filter	383
16.7.1 CAN Mode register (CAN1MOD - 0x4004 4000, CAN2MOD - 0x4004 8000)	361	16.11 Acceptance filter modes	383
16.7.2 CAN Command Register (CAN1CMR - 0x4004 x004, CAN2CMR - 0x4004 8004) . .	363	16.11.1 Acceptance filter Off mode	384
16.7.3 CAN Global Status Register (CAN1GSR - 0x4004 x008, CAN2GSR - 0x4004 8008) . .	364	16.11.2 Acceptance filter Bypass mode	384
RX error counter	366	16.11.3 Acceptance filter Operating mode	384
TX error counter	366	16.11.4 FullCAN mode	384
16.7.4 CAN Interrupt and Capture Register (CAN1ICR - 0x4004 400C, CAN2ICR - 0x4004 800C) . .	367	16.12 Sections of the ID look-up table RAM	384
16.7.5 CAN Interrupt Enable Register (CAN1IER - 0x4004 4010, CAN2IER - 0x4004 8010) . .	370	16.13 ID look-up table RAM	385
16.7.6 CAN Bus Timing Register (CAN1BTR - 0x4004 4014, CAN2BTR - 0x4004 8014) . .	371	16.14 Acceptance filter registers	387
Baud rate prescaler	372	16.14.1 Acceptance Filter Mode Register (AFMR - 0x4003 C000)	387
Synchronization jump width	372		
Time segment 1 and time segment 2	372		
16.7.7 CAN Error Warning Limit register (CAN1EWL - 0x4004 4018, CAN2EWL - 0x4004 8018) . .	372		
16.7.8 CAN Status Register (CAN1SR - 0x4004 401C, CAN2SR - 0x4004 801C)	373		
16.7.9 CAN Receive Frame Status register (CAN1RFS - 0x4004 4020, CAN2RFS - 0x4004 8020) . .	374		
16.7.9.1 ID index field	375		
16.7.10 CAN Receive Identifier register (CAN1RID - 0x4004 4024, CAN2RID - 0x4004 8024) . .	375		

continued >>

16.14.2	Section configuration registers	387	16.16.3	Set and clear mechanism of the FullCAN interrupt	399
16.14.3	Standard Frame Individual Start Address register (SFF_sa - 0x4003 C004)	388	16.16.3.1	Scenario 1: Normal case, no message lost	399
16.14.4	Standard Frame Group Start Address register (SFF_GRP_sa - 0x4003 C008)	388	16.16.3.2	Scenario 2: Message lost.	400
16.14.5	Extended Frame Start Address register (EFF_sa - 0x4003 C00C)	389	16.16.3.3	Scenario 3: Message gets overwritten indicated by Semaphore bits	401
16.14.6	Extended Frame Group Start Address register (EFF_GRP_sa - 0x4003 C010)	389	16.16.3.4	Scenario 3.1: Message gets overwritten indicated by Semaphore bits and Message Lost.	401
16.14.7	End of AF Tables register (ENDofTable - 0x4003 C014)	390	16.16.3.5	Scenario 3.2: Message gets overwritten indicated by Message Lost	402
16.14.8	Status registers	390	16.16.3.6	Scenario 4: Clearing Message Lost bit	403
16.14.9	LUT Error Address register (LUTerrAd - 0x4003 C018)	390	16.17	Examples of acceptance filter tables and ID index values.	404
16.14.10	LUT Error register (LUTerr - 0x4003 C01C)	391	16.17.1	Example 1: only one section is used	404
16.14.11	Global FullCANInterrupt Enable register (FCANIE - 0x4003 C020)	391	16.17.2	Example 2: all sections are used	404
16.14.12	FullCAN Interrupt and Capture registers (FCANIC0 - 0x4003 C024 and FCANIC1 - 0x4003 C028)	391	16.17.3	Example 3: more than one but not all sections are used	404
16.15	Configuration and search algorithm	391	16.17.4	Configuration example 4	405
16.15.1	Acceptance filter search algorithm	392	16.17.5	Configuration example 5	405
16.16	FullCAN mode	393	16.17.6	Configuration example 6	406
16.16.1	FullCAN message layout	394		Explicit standard frame format identifier section (11-bit CAN ID):	407
16.16.2	FullCAN interrupts	397		Group of standard frame format identifier section (11-bit CAN ID):	407
16.16.2.1	FullCAN message interrupt enable bit	397		Explicit extended frame format identifier section (29-bit CAN ID, Figure 73)	407
16.16.2.2	Message lost bit and CAN channel number	398		Group of extended frame format identifier section (29-bit CAN ID, Figure 73)	407
16.16.2.3	Setting the interrupt pending bits (IntPnd 63 to 0)	399	16.17.7	Configuration example 7	408
16.16.2.4	Clearing the interrupt pending bits (IntPnd 63 to 0)	399		FullCAN explicit standard frame format identifier section (11-bit CAN ID)	409
16.16.2.5	Setting the message lost bit of a FullCAN message object (MsgLost 63 to 0)	399		Explicit standard frame format identifier section (11-bit CAN ID)	409
16.16.2.6	Clearing the message lost bit of a FullCAN message object (MsgLost 63 to 0)	399		FullCAN message object data section	409
			16.17.8	Look-up table programming guidelines	410

Chapter 17: LPC176x/5x SPI

17.1	Basic configuration	412	17.7.1	SPI Control Register (S0SPCR - 0x4002 0000)	417
17.2	Features	412	17.7.2	SPI Status Register (S0SPSR - 0x4002 0004)	419
17.3	SPI overview.	412	17.7.3	SPI Data Register (S0SPDR - 0x4002 0008)	419
17.4	Pin description.	413	17.7.4	SPI Clock Counter Register (S0SPCCR - 0x4002 000C)	419
17.5	SPI data transfers	413	17.7.5	SPI Test Control Register (SPTCR - 0x4002 0010)	420
17.6	SPI peripheral details	415	17.7.6	SPI Test Status Register (SPTSR - 0x4002 0014)	420
17.6.1	General information	415			
17.6.2	Master operation.	415			
17.6.3	Slave operation.	416			
17.6.4	Exception conditions.	416			
17.7	Register description	417			

continued >>

17.7.7	SPI Interrupt Register (S0SPINT - 0x4002 001C)	421
--------	--	-----

Chapter 18: LPC176x/5x SSP0/1

18.1	Basic configuration	423
18.2	Features	423
18.3	Description	423
18.4	Pin descriptions	424
18.5	Bus description	424
18.5.1	Texas Instruments synchronous serial frame format	424
18.5.2	SPI frame format	425
18.5.2.1	Clock Polarity (CPOL) and Phase (CPHA) control	425
18.5.2.2	SPI format with CPOL=0,CPHA=0	426
18.5.2.3	SPI format with CPOL=0,CPHA=1	427
18.5.2.4	SPI format with CPOL = 1,CPHA = 0	427
18.5.2.5	SPI format with CPOL = 1,CPHA = 1	429
18.5.3	National Semiconductor Microwire frame format	429
18.5.3.1	Setup and hold time requirements on CS with respect to SK in Microwire mode	431
18.6	Register description	432

17.8	Architecture	422
-------------	-------------------------------	------------

18.6.1	SSPn Control Register 0 (SSP0CR0 - 0x4008 8000, SSP1CR0 - 0x4003 0000) . . .	432
18.6.2	SSPn Control Register 1 (SSP0CR1 - 0x4008 8004, SSP1CR1 - 0x4003 0004) . . .	433
18.6.3	SSPn Data Register (SSP0DR - 0x4008 8008, SSP1DR - 0x4003 0008)	434
18.6.4	SSPn Status Register (SSP0SR - 0x4008 800C, SSP1SR - 0x4003 000C)	435
18.6.5	SSPn Clock Prescale Register (SSP0CPSR - 0x4008 8010, SSP1CPSR - 0x4003 0010) . . .	435
18.6.6	SSPn Interrupt Mask Set/Clear Register (SSP0IMSC - 0x4008 8014, SSP1IMSC - 0x4003 0014)	435
18.6.7	SSPn Raw Interrupt Status Register (SSP0RIS - 0x4008 8018, SSP1RIS - 0x4003 0018) . . .	436
18.6.8	SSPn Masked Interrupt Status Register (SSP0MIS - 0x4008 801C, SSP1MIS - 0x4003 001C)	436
18.6.9	SSPn Interrupt Clear Register (SSP0ICR - 0x4008 8020, SSP1ICR - 0x4003 0020) . . .	437
18.6.10	SSPn DMA Control Register (SSP0DMACR - 0x4008 8024, SSP1DMACR - 0x4003 0024) . . .	437

Chapter 19: LPC176x/5x I2C0/1/2

19.1	Basic configuration	439
19.2	Features	439
19.3	Applications	440
19.4	Description	440
19.4.1	I ² C FAST Mode Plus	441
19.5	Pin description	441
19.6	I²C operating modes	442
19.6.1	Master Transmitter mode	442
19.6.2	Master Receiver mode	443
19.6.3	Slave Receiver mode	444
19.6.4	Slave Transmitter mode	445
19.7	I²C implementation and operation	445
19.7.1	Input filters and output stages	445
19.7.2	Address Registers, I2ADR0 to I2ADR3	446
19.7.3	Address mask registers, I2MASK0 to I2MASK3	447
19.7.4	Comparator	447
19.7.5	Shift register, I2DAT	447
19.7.6	Arbitration and synchronization logic	447
19.7.7	Serial clock generator	448

19.7.8	Timing and control	449
19.7.9	Control register, I2CONSET and I2CONCLR	449
19.7.10	Status decoder and status register	449
19.8	Register description	450
19.8.1	I ² C Control Set register (I2CONSET: I ² C0, I2C0CONSET - 0x4001 C000; I ² C1, I2C1CONSET - 0x4005 C000; I ² C2, I2C2CONSET - 0x400A 0000)	451
19.8.2	I ² C Control Clear register (I2CONCLR: I ² C0, I2C0CONCLR - 0x4001 C018; I ² C1, I2C1CONCLR - 0x4005 C018; I ² C2, I2C2CONCLR - 0x400A 0018)	453
19.8.3	I ² C Status register (I2STAT: I ² C0, I2C0STAT - 0x4001 C004; I ² C1, I2C1STAT - 0x4005 C004; I ² C2, I2C2STAT - 0x400A 0004)	454
19.8.4	I ² C Data register (I2DAT: I ² C0, I2C0DAT - 0x4001 C008; I ² C1, I2C1DAT - 0x4005 C008; I ² C2, I2C2DAT - 0x400A 0008)	454

continued >>

19.8.5	I ² C Monitor mode control register (I2MMCTRL: I ² C0, I2C0MMCTRL - 0x4001 C01C; I ² C1, I2C1MMCTRL - 0x4005 C01C; I ² C2, I2C2MMCTRL - 0x400A 001C)	455	19.9.7.4	I ² C-bus obstructed by a LOW level on SCL or SDA	474
19.8.5.1	Interrupt in Monitor mode	456	19.9.7.5	Bus error	474
19.8.5.2	Loss of arbitration in Monitor mode	456	19.9.8	I ² C state service routines	476
19.8.6	I ² C Data buffer register (I2DATA_BUFFER: I ² C0, I2CDATA_BUFFER - 0x4001 C02C; I ² C1, I2C1DATA_BUFFER - 0x4005 C02C; I ² C2, I2C2DATA_BUFFER - 0x400A 002C)	457	19.9.8.1	Initialization	476
19.8.7	I ² C Slave Address registers (I2ADR0 to 3: I ² C0, I2C0ADR[0, 1, 2, 3] - 0x4001 C0[0C, 20, 24, 28]; I ² C1, I2C1ADR[0, 1, 2, 3] - address 0x4005 C0[0C, 20, 24, 28]; I ² C2, I2C2ADR[0, 1, 2, 3] - address 0x400A 00[0C, 20, 24, 28])	457	19.9.8.2	I ² C interrupt service	476
19.8.8	I ² C Mask registers (I2MASK0 to 3: I ² C0, I2C0MASK[0, 1, 2, 3] - 0x4001 C0[30, 34, 38, 3C]; I ² C1, I2C1MASK[0, 1, 2, 3] - address 0x4005 C0[30, 34, 38, 3C]; I ² C2, I2C2MASK[0, 1, 2, 3] - address 0x400A 00[30, 34, 38, 3C])	458	19.9.8.3	The state service routines	476
19.8.9	I ² C SCL HIGH duty cycle register (I2SCLH: I ² C0, I2C0SCLH - 0x4001 C010; I ² C1, I2C1SCLH - 0x4005 C010; I ² C2, I2C2SCLH - 0x400A 0010)	458	19.9.8.4	Adapting state services to an application	476
19.8.10	I ² C SCL Low duty cycle register (I2SCLL: I ² C0 - I2C0SCLL: 0x4001 C014; I ² C1 - I2C1SCLL: 0x4005 C014; I ² C2 - I2C2SCLL: 0x400A 0014)	458	19.10 Software example	477	
19.8.11	Selecting the appropriate I ² C data rate and duty cycle	459	19.10.1	Initialization routine	477
19.9 Details of I²C operating modes	460		19.10.2	Start Master Transmit function	477
19.9.1	Master Transmitter mode	461	19.10.3	Start Master Receive function	477
19.9.2	Master Receiver mode	463	19.10.4	I ² C interrupt routine	477
19.9.3	Slave Receiver mode	465	19.10.5	Non mode specific states	477
19.9.4	Slave Transmitter mode	467	19.10.5.1	State: 0x00	477
19.9.5	Detailed state tables	468	19.10.5.2	Master States	478
19.9.6	Miscellaneous states	473	19.10.5.3	State: 0x08	478
19.9.6.1	I2STAT = 0xF8	473	19.10.5.4	State: 0x10	478
19.9.6.2	I2STAT = 0x00	473	19.10.6	Master Transmitter states	478
19.9.7	Some special cases	473	19.10.6.1	State: 0x18	478
19.9.7.1	Simultaneous repeated START conditions from two masters	473	19.10.6.2	State: 0x20	479
19.9.7.2	Data transfer after loss of arbitration	474	19.10.6.3	State: 0x28	479
19.9.7.3	Forced access to the I ² C-bus	474	19.10.6.4	State: 0x30	479
			19.10.6.5	State: 0x38	479
			19.10.7	Master Receive states	479
			19.10.7.1	State: 0x40	479
			19.10.7.2	State: 0x48	480
			19.10.7.3	State: 0x50	480
			19.10.7.4	State: 0x58	480
			19.10.8	Slave Receiver states	480
			19.10.8.1	State: 0x60	480
			19.10.8.2	State: 0x68	481
			19.10.8.3	State: 0x70	481
			19.10.8.4	State: 0x78	481
			19.10.8.5	State: 0x80	481
			19.10.8.6	State: 0x88	482
			19.10.8.7	State: 0x90	482
			19.10.8.8	State: 0x98	482
			19.10.8.9	State: 0xA0	482
			19.10.9	Slave Transmitter states	482
			19.10.9.1	State: 0xA8	482
			19.10.9.2	State: 0xB0	483
			19.10.9.3	State: 0xB8	483
			19.10.9.4	State: 0xC0	483
			19.10.9.5	State: 0xC8	483

Chapter 20: LPC176x/5x I2S

20.1 Basic configuration	484	20.3 Description	485
20.2 Features	484	20.4 Pin descriptions	486

continued >>

20.5	Register description	487	20.5.9	Transmit Clock Rate register (I2STXRATE - 0x400A 8020).	490
20.5.1	Digital Audio Output register (I2SDAO - 0x400A 8000)	487	20.5.9.1	Notes on fractional rate generators	491
20.5.2	Digital Audio Input register (I2SDAI - 0x400A 8004)	488	20.5.10	Receive Clock Rate register (I2SRXRATE - 0x400A 8024)	491
20.5.3	Transmit FIFO register (I2STXFIFO - 0x400A 8008)	488	20.5.11	Transmit Clock Bit Rate register (I2STXBITRATE - 0x400A 8028)	492
20.5.4	Receive FIFO register (I2SRXFIFO - 0x400A 800C)	489	20.5.12	Receive Clock Bit Rate register (I2SRXBITRATE - 0x400A 802C)	492
20.5.5	Status Feedback register (I2SSSTATE - 0x400A 8010)	489	20.5.13	Transmit Mode Control register (I2STXMODE - 0x400A 8030)	492
20.5.6	DMA Configuration Register 1 (I2SDMA1 - 0x400A 8014)	489	20.5.14	Receive Mode Control register (I2SRXMODE - 0x400A 8034)	493
20.5.7	DMA Configuration Register 2 (I2SDMA2 - 0x400A 8018)	490	20.6	I²S transmit and receive interfaces	494
20.5.8	Interrupt Request Control register (I2SIRQ - 0x400A 801C)	490	20.7	I²S operating modes	495
			20.8	FIFO controller	499

Chapter 21: LPC176x/5x Timer 0/1/2/3

21.1	Basic configuration	501	21.6.5	Prescale register (T0PR - T3PR, 0x4000 400C, 0x4000 800C, 0x4009 000C, 0x4009 400C)	506
21.2	Features	501	21.6.6	Prescale Counter register (T0PC - T3PC, 0x4000 4010, 0x4000 8010, 0x4009 0010, 0x4009 4010)	506
21.3	Applications	502	21.6.7	Match Registers (MR0 - MR3)	507
21.4	Description	502	21.6.8	Match Control Register (T[0/1/2/3]MCR - 0x4000 4014, 0x4000 8014, 0x4009 0014, 0x4009 4014)	507
21.5	Pin description	502	21.6.9	Capture Registers (CR0 - CR1)	508
21.5.1	Multiple CAP and MAT pins	502	21.6.10	Capture Control Register (T[0/1/2/3]CCR - 0x4000 4028, 0x4000 8028, 0x4009 0028, 0x4009 4028)	508
21.6	Register description	503	21.6.11	External Match Register (T[0/1/2/3]EMR - 0x4000 403C, 0x4000 803C, 0x4009 003C, 0x4009 403C)	508
21.6.1	Interrupt Register (T[0/1/2/3]IR - 0x4000 4000, 0x4000 8000, 0x4009 0000, 0x4009 4000)	504	21.6.12	DMA operation	509
21.6.2	Timer Control Register (T[0/1/2/3]CR - 0x4000 4004, 0x4000 8004, 0x4009 0004, 0x4009 4004)	504	21.7	Example timer operation	510
21.6.3	Count Control Register (T[0/1/2/3]CTCR - 0x4000 4070, 0x4000 8070, 0x4009 0070, 0x4009 4070)	505	21.8	Architecture	511
21.6.4	Timer Counter registers (T0TC - T3TC, 0x4000 4008, 0x4000 8008, 0x4009 0008, 0x4009 4008)	506			

Chapter 22: LPC176x/5x Repetitive Interrupt Timer (RIT)

22.1	Features	512	22.3.2	RI Mask register (RIMASK - 0x400B 0004)	512
22.2	Description	512	22.3.3	RI Control register (RICTRL - 0x400B 0008)	513
22.3	Register description	512	22.3.4	RI Counter register (RICOUNTER - 0x400B 000C)	513
22.3.1	RI Compare Value register (RICOMPVAL - 0x400B 0000)	512	22.4	RI timer operation	513

Chapter 23: LPC176x/5x System Tick Timer

23.1	Basic configuration	515	23.2	Features	515
-------------	----------------------------	------------	-------------	-----------------	------------

continued >>

23.3	Description	515	23.5.3	System Timer Current value register (STCURRE - 0xE000 E018)	517
23.4	Operation	515	23.5.4	System Timer Calibration value register (STCALIB - 0xE000 E01C)	517
23.5	Register description	516	23.6	Example timer calculations	519
23.5.1	System Timer Control and status register (STCTRL - 0xE000 E010)	516	Example 1)	519	
23.5.2	System Timer Reload value register (STRELOAD - 0xE000 E014)	517	Example 2)	519	
			Example 3)	519	
			Example 4)	519	

Chapter 24: LPC176x/5x Pulse Width Modulator (PWM)

24.1	Basic configuration	520	24.6.1	PWM Interrupt Register (PWM1IR - 0x4001 8000) 526	
24.2	Features	520	24.6.2	PWM Timer Control Register (PWM1TCR - 0x4001 8004)	527
24.3	Description	521	24.6.3	PWM Count Control Register (PWM1CTCR - 0x4001 8070)	527
24.4	Sample waveform with rules for single and double edge control.	523	24.6.4	PWM Match Control Register (PWM1MCR - 0x4001 8014)	528
24.4.1	Rules for Single Edge Controlled PWM Outputs	524	24.6.5	PWM Capture Control Register (PWM1CCR - 0x4001 8028)	529
24.4.2	Rules for Double Edge Controlled PWM Outputs	524	24.6.6	PWM Control Register (PWM1PCR - 0x4001 804C)	530
24.5	Pin description	524	24.6.7	PWM Latch Enable Register (PWM1LER - 0x4001 8050)	531
24.6	Register description	525			

Chapter 25: LPC176x/5x Motor control PWM

25.1	Introduction	533	25.7.3	MCPWM Interrupt registers	540
25.2	Description	533	7.3.1	MCPWM Interrupt Enable read address (MCINTEN - 0x400B 8050)	540
25.3	Pin description	533	25.7.3.2	MCPWM Interrupt Enable set address (MCINTEN_SET - 0x400B 8054)	541
25.4	Block Diagram	534	25.7.3.3	MCPWM Interrupt Enable clear address (MCINTEN_CLR - 0x400B 8058)	541
25.5	Configuring other modules for MCPWM use 535		25.7.3.4	MCPWM Interrupt Flags read address (MCINTF - 0x400B 8068)	541
25.6	General Operation	535	25.7.3.5	MCPWM Interrupt Flags set address (MCINTF_SET - 0x400B 806C)	541
25.7	Register description	536	25.7.3.6	MCPWM Interrupt Flags clear address (MCINTF_CLR - 0x400B 8070)	541
25.7.1	MCPWM Control register	537	25.7.4	MCPWM Count Control register	542
25.7.1.1	MCPWM Control read address (MCCON - 0x400B 8000)	537	25.7.4.1	MCPWM Count Control read address (MCCNTCON - 0x400B 805C)	542
25.7.1.2	MCPWM Control set address (MCCON_SET - 0x400B 8004)	538	25.7.4.2	MCPWM Count Control set address (MCCNTCON_SET - 0x400B 8060)	543
25.7.1.3	MCPWM Control clear address (MCCON_CLR - 0x400B 8008)	539	25.7.4.3	MCPWM Count Control clear address (MCCNTCON_CLR - 0x400B 8064)	543
25.7.2	MCPWM Capture Control register	539	25.7.5	MCPWM Timer/Counter 0-2 registers (MCTC0-2 - 0x400B 8018, 0x400B 801C, 0x400B 8020)	543
25.7.2.1	MCPWM Capture Control read address (MCCAPCON - 0x400B 800C)	539			
25.7.2.2	MCPWM Capture Control set address (MCCAPCON_SET - 0x400B 8010)	540			
25.7.2.3	MCPWM Capture control clear address (MCCAPCON_CLR - 0x400B 8014)	540			

continued >>

25.7.6	MCPWM Limit 0-2 registers (MCLIM0-2 - 0x400B 8024, 0x400B 8028, 0x400B 802C)	544	25.7.10.2	MCPWM Capture clear address (MCCAP_CLR - 0x400B 8074).	547
25.7.6.1	Match and Limit write and operating registers	544	25.8	PWM operation	548
25.7.7	MCPWM Match 0-2 registers (MCMAT0-2 - 0x400B 8030, 0x400B 8034, 0x400B 8038).	545	25.8.1	Pulse-width modulation	548
25.7.7.1	Match register in Edge-Aligned mode.	545		Edge-aligned PWM without dead-time.	548
25.7.7.2	Match register in Center-Aligned mode	545		Center-aligned PWM without dead-time	548
25.7.7.3	0 and 100% duty cycle	545		Dead-time counter	549
25.7.8	MCPWM Dead-time register (MCDT - 0x400B 803C).	546	25.8.2	Shadow registers and simultaneous updates	550
25.7.9	MCPWM Commutation Pattern register (MCCP - 0x400B 8040)	546	25.8.3	Fast Abort (ABORT).	550
25.7.10	MCPWM Capture Registers	547	25.8.4	Capture events.	550
25.7.10.1	MCPWM Capture read addresses (MCCAP0-2 - 0x400B 8044, 0x400B 8048, 0x400B 804C)	547	25.8.5	External event counting (Counter mode)	551
			25.8.6	Three-phase DC mode	551
			25.8.7	Three phase AC mode.	552
			25.8.8	Interrupts	553

Chapter 26: LPC176x/5x Quadrature Encoder Interface (QEI)

26.1	Basic configuration	554	26.6.3.6	QEI Index Count register (INXCNT - 0x400B C020)	563
26.2	Features	554	26.6.3.7	QEI Index Compare register (INXCMP - 0x400B C024)	563
26.3	Introduction	554	26.6.3.8	QEI Timer Reload register (QEILOAD - 0x400B C028)	563
26.4	Functional description	556	26.6.3.9	QEI Timer register (QEITIME - 0x400B C02C)	563
26.4.1	Input signals	556	26.6.3.10	QEI Velocity register (QEIVEL - 0x400B C030).	564
26.4.1.1	Quadrature input signals	556	26.6.3.11	QEI Velocity Capture register (QEICAP - 0x400B C034)	564
26.4.1.2	Digital input filtering	557	26.6.3.12	QEI Velocity Compare register (VELCOMP - 0x400B C038)	564
26.4.2	Position capture	557	26.6.3.13	QEI Digital Filter register (FILTER - 0x400B C03C).	564
26.4.3	Velocity capture	557	26.6.4	Interrupt registers.	565
26.4.4	Velocity compare	558	26.6.4.1	QEI Interrupt Status register (QEIINTSTAT)	565
26.5	Pin description.	559	26.6.4.2	QEI Interrupt Set register (QEISET - 0x400B CFEC)	565
26.6	Register description	560	26.6.4.3	QEI Interrupt Clear register (QEICLR - 0x400B CFE8).	566
26.6.1	Register summary	560	26.6.4.4	QEI Interrupt Enable register (QEIIE - 0x400B CFE4).	566
26.6.2	Control registers	561	26.6.4.5	QEI Interrupt Enable Set register (QEIIES - 0x400B CFDC).	567
26.6.2.1	QEI Control register (QEICON - 0x400B C000)	561	26.6.4.6	QEI Interrupt Enable Clear register (QEIEEC - 0x400B CFD8)	568
26.6.2.2	QEI Configuration register (QEICONF - 0x400B C008)	561			
26.6.2.3	QEI Status register (QEISTAT - 0x400B C004)	561			
26.6.3	Position, index and timer registers	562			
26.6.3.1	QEI Position register (QEIPOS - 0x400B C00C)	562			
26.6.3.2	QEI Maximum Position register (QEIMAXPOS - 0x400B C010).	562			
26.6.3.3	QEI Position Compare register 0 (CMPOS0 - 0x400B C014).	562			
26.6.3.4	QEI Position Compare register 1 (CMPOS1 - 0x400B C018).	562			
26.6.3.5	QEI Position Compare register 2 (CMPOS2 - 0x400B C01C)	563			

continued >>

Chapter 27: LPC176x/5x Real-Time Clock (RTC) and backup registers

27.1	Basic configuration	569	27.6.3.1	Consolidated Time Register 0 (CTIME0 - 0x4002 4014)	576
27.2	Features	569	27.6.3.2	Consolidated Time Register 1 (CTIME1 - 0x4002 4018)	576
27.3	Description	569	27.6.3.3	Consolidated Time Register 2 (CTIME2 - 0x4002 401C)	576
27.4	Architecture	570	27.6.4	Time Counter Group	577
27.5	Pin description	571	27.6.4.1	Leap year calculation	577
27.6	Register description	571	27.6.4.2	Calibration register (CALIBRATION - address 0x4002 4040)	577
27.6.1	RTC interrupts	573	27.6.5	Calibration procedure	578
27.6.2	Miscellaneous register group	573		Backward calibration	578
27.6.2.1	Interrupt Location Register (ILR - 0x4002 4000)	573		Forward calibration	578
27.6.2.2	Clock Control Register (CCR - 0x4002 4008)	573	27.6.6	General purpose registers	579
27.6.2.3	Counter Increment Interrupt Register (CIIR - 0x4002 400C)	574	27.6.6.1	General purpose registers 0 to 4 (GPREG0 to GPREG4 - addresses 0x4002 4044 to 0x4002 4054)	579
27.6.2.4	Alarm Mask Register (AMR - 0x4002 4010)	574	27.6.7	Alarm register group	579
27.6.2.5	RTC Auxiliary control register (RTC_AUX - 0x4002 405C)	575	27.7	RTC usage notes	579
27.6.2.6	RTC Auxiliary Enable register (RTC_AUXEN - 0x4002 4058)	575			
27.6.3	Consolidated time registers	576			

Chapter 28: LPC176x/5x Watchdog Timer (WDT)

28.1	Features	580	28.4.3	Watchdog Feed register (WDFEED - 0x4000 0008)	583
28.2	Applications	580	28.4.4	Watchdog Timer Value register (WDTV - 0x4000 000C)	583
28.3	Description	581	28.4.5	Watchdog Timer Clock Source Selection register (WDCLKSEL - 0x4000 0010)	583
28.4	Register description	581	28.5	Block diagram	584
28.4.1	Watchdog Mode register (WDMOD - 0x4000 0000)	582			
28.4.2	Watchdog Timer Constant register (WDTC - 0x4000 0004)	583			

Chapter 29: LPC176x/5x Analog-to-Digital Converter (ADC)

29.1	Basic configuration	585	29.5.3	A/D Interrupt Enable register (AD0INTEN - 0x4003 400C)	589
29.2	Features	585	29.5.4	A/D Data Registers (AD0DR0 to AD0DR7 - 0x4003 4010 to 0x4003 402C)	590
29.3	Description	585	29.5.5	A/D Status register (ADSTAT - 0x4003 4030)	591
29.4	Pin description	586	29.5.6	A/D Trim register (ADTRIM - 0x4003 4034)	591
29.5	Register description	587	29.6	Operation	592
29.5.1	A/D Control Register (AD0CR - 0x4003 4000)	588	29.6.1	Hardware-triggered conversion	592
29.5.2	A/D Global Data Register (AD0GDR - 0x4003 4004)	589	29.6.2	Interrupts	592
			29.6.3	Accuracy vs. digital receiver	592
			29.6.4	DMA control	592

Chapter 30: LPC176x/5x Digital-to-Analog Converter (DAC)

30.1	Basic configuration	593	30.2	Features	593
-------------	----------------------------	------------	-------------	-----------------	------------

continued >>

30.3	Pin description	593	30.4.3	D/A Converter Counter Value register (DACCNTVAL - 0x4008 C008).	595
30.4	Register description	594	30.5	Operation	595
30.4.1	D/A Converter Register (DACR - 0x4008 C000)	594	30.5.1	DMA counter	595
30.4.2	D/A Converter Control register (DACCTRL - 0x4008 C004).	594	30.5.2	Double buffering.	595

Chapter 31: LPC176x/5x General Purpose DMA (GPDMA)

31.1	Basic configuration	597	31.5.10	DMA Software Single Request register (DMACSoftSReq - 0x5000 4024).	609
31.2	Introduction	597	31.5.11	DMA Software Last Burst Request register (DMACSoftLBReq - 0x5000 4028).	609
31.3	Features	597	31.5.12	DMA Software Last Single Request register (DMACSoftLSReq - 0x5000 402C)	609
31.4	Functional description	598	31.5.13	DMA Configuration register (DMACConfig - 0x5000 4030).	610
31.4.1	DMA controller functional description	598	31.5.14	DMA Synchronization register (DMACSync - 0x5000 4034).	610
31.4.1.1	AHB slave interface	598	31.5.15	DMA Request Select register (DMAReqSel - 0x400F C1C4)	611
31.4.1.2	Control logic and register bank.	599	31.5.16	DMA Channel registers	611
31.4.1.3	DMA request and response interface	599	31.5.17	DMA Channel Source Address registers (DMACCxSrcAddr - 0x5000 41x0).	612
31.4.1.4	Channel logic and channel register bank	599	31.5.18	DMA Channel Destination Address registers (DMACCxDestAddr - 0x5000 41x4).	612
31.4.1.5	Interrupt request	599	31.5.19	DMA Channel Linked List Item registers (DMACCxLLI - 0x5000 41x8).	612
31.4.1.6	AHB master interface	599	31.5.20	DMA channel control registers (DMACCxControl - 0x5000 41xC).	613
31.4.1.6.1	Bus and transfer widths	599	31.5.20.1	Protection and access information.	613
31.4.1.6.2	Endian behavior	599	31.5.21	DMA Channel Configuration registers (DMACCxConfig - 0x5000 41x0)	615
31.4.1.6.3	Error conditions	601	31.5.21.1	Lock control	617
31.4.1.7	Channel hardware	602	31.5.21.2	Transfer type	617
31.4.1.8	DMA request priority.	602	31.6	Using the DMA controller	618
31.4.1.9	Interrupt generation	602	31.6.1	Programming the DMA controller.	618
31.4.2	DMA system connections	602	31.6.1.1	Enabling the DMA controller	618
31.4.2.1	DMA request signals	602	31.6.1.2	Disabling the DMA controller	618
31.4.2.2	DMA response signals	602	31.6.1.3	Enabling a DMA channel	618
31.4.2.3	DMA request connections	603	31.6.1.4	Disabling a DMA channel.	618
31.5	Register description	604		Disabling a DMA channel and losing data in the FIFO.	618
31.5.1	DMA Interrupt Status register (DMACIntStat - 0x5000 4000)	606		Disabling the DMA channel without losing data in the FIFO.	618
31.5.2	DMA Interrupt Terminal Count Request Status register (DMACIntTCStat - 0x5000 4004).	606	31.6.1.5	Setting up a new DMA transfer	618
31.5.3	DMA Interrupt Terminal Count Request Clear register (DMACIntTCClear - 0x5000 4008)	606	31.6.1.6	Halting a DMA channel	619
31.5.4	DMA Interrupt Error Status register (DMACIntErrStat - 0x5000 400C).	606	31.6.1.7	Programming a DMA channel	619
31.5.5	DMA Interrupt Error Clear register (DMACIntErrClr - 0x5000 4010)	607	31.6.2	Flow control	619
31.5.6	DMA Raw Interrupt Terminal Count Status register (DMACRawIntTCStat - 0x5000 4014).	607			
31.5.7	DMA Raw Error Interrupt Status register (DMACRawIntErrStat - 0x5000 4018).	607			
31.5.8	DMA Enabled Channel register (DMACEnbldChns - 0x5000 401C).	608			
31.5.9	DMA Software Burst Request register (DMACSoftBReq - 0x5000 4020)	608			

continued >>

31.6.2.1	Peripheral-to-memory or memory-to-peripheral DMA flow	620	31.6.4.1	Word-aligned transfers across a boundary	622
31.6.2.2	Peripheral-to-peripheral DMA flow	620	31.6.5	Scatter/gather	622
31.6.2.3	Memory-to-memory DMA flow	621	31.6.5.1	Linked list items	623
31.6.3	Interrupt requests	621	31.6.5.1.1	Programming the DMA controller for scatter/gather DMA	623
31.6.3.1	Hardware interrupt sequence flow	622	31.6.5.1.2	Example of scatter/gather DMA	623
31.6.4	Address generation	622			

Chapter 32: LPC176x/5x Flash memory interface and programming

32.1	Introduction	626	32.7.11	Read Part Identification number	639
32.2	Features	626	32.7.12	Read Boot Code version number	640
32.3	Description	626	32.7.13	Read device serial number	640
32.3.1	Memory map after any reset	627	32.7.14	Compare <address1> <address2> <no of bytes>	640
32.3.1.1	Criterion for Valid User Code	627	32.7.15	ISP Return Codes	641
32.3.2	Communication protocol	628	32.8	IAP commands	642
32.3.2.1	ISP command format	628	32.8.1	Prepare sector(s) for write operation	644
32.3.2.2	ISP response format	628	32.8.2	Copy RAM to Flash	645
32.3.2.3	ISP data format	628	32.8.3	Erase Sector(s)	645
32.3.2.4	ISP flow control	629	32.8.4	Blank check sector(s)	646
32.3.2.5	ISP command abort	629	32.8.5	Read part identification number	646
32.3.2.6	Interrupts during IAP	629	32.8.6	Read Boot Code version number	646
32.3.2.7	RAM used by ISP command handler	629	32.8.7	Read device serial number	647
32.3.2.8	RAM used by IAP command handler	629	32.8.8	Compare <address1> <address2> <no of bytes>	647
32.4	Boot process flowchart	630	32.8.9	Re-invoke ISP	647
32.5	Sector numbers	631	32.8.10	IAP Status Codes	648
32.6	Code Read Protection (CRP)	632	32.9	JTAG flash programming interface	648
32.7	ISP commands	634	32.10	Flash signature generation	649
32.7.1	Unlock <Unlock code>	634	32.10.1	Register description for signature generation	649
32.7.2	Set Baud Rate <Baud Rate> <stop bit>	635	32.10.1.1	Signature generation address and control registers	650
32.7.3	Echo <setting>	635	32.10.1.2	Signature generation result registers	650
32.7.4	Write to RAM <start address> <number of bytes>	635	32.10.1.3	Flash Module Status register (FMSTAT - 0x0x4008 4FE0)	651
32.7.5	Read Memory <address> <no. of bytes>	636	32.10.1.4	Flash Module Status Clear register (FMSTATCLR - 0x0x4008 4FE8)	651
32.7.6	Prepare sector(s) for write operation <start sector number> <end sector number>	637	32.10.2	Algorithm and procedure for signature generation	652
32.7.7	Copy RAM to Flash <flash address> <RAM address> <no of bytes>	637		Signature generation	652
32.7.8	Go <address> <mode>	638		Content verification	652
32.7.9	Erase sector(s) <start sector number> <end sector number>	638			
32.7.10	Blank check sector(s) <sector number> <end sector number>	639			

Chapter 33: LPC176x/5x JTAG, Serial Wire Debug (SWD), and Trace

33.1	Features	653	33.5	Debug Notes	654
33.2	Introduction	653	33.6	Debug memory re-mapping	655
33.3	Description	653	33.6.1	Memory Mapping Control register (MEMMAP - 0x400F C040)	655
33.4	Pin Description	653			

continued >>

33.7 JTAG TAP Identification 655**Chapter 34: Appendix: Cortex-M3 user guide**

34.1 ARM Cortex-M3 User Guide: Introduction. .	656	34.2.4.2.5 Examples	675
34.1.1 About the processor and core peripherals . .	656	34.2.4.3 LDR and STR, register offset.	676
34.1.1.1 System level interface	657	34.2.4.3.1 Syntax	676
34.1.1.2 Integrated configurable debug	657	34.2.4.3.2 Operation	676
34.1.1.3 Cortex-M3 processor features and benefits summary.	658	34.2.4.3.3 Restrictions	676
34.1.1.4 Cortex-M3 core peripherals	658	34.2.4.3.4 Condition flags	677
34.2 ARM Cortex-M3 User Guide: Instruction Set	659	34.2.4.3.5 Examples	677
34.2.1 Instruction set summary	659	34.2.4.4 LDR and STR, unprivileged	678
Note	659	34.2.4.4.1 Syntax	678
34.2.2 Intrinsic functions	662	34.2.4.4.2 Operation	678
34.2.3 About the instruction descriptions.	662	34.2.4.4.3 Restrictions	678
34.2.3.1 Operands	663	34.2.4.4.4 Condition flags	678
34.2.3.2 Restrictions when using PC or SP	663	34.2.4.4.5 Examples	679
34.2.3.3 Flexible second operand	663	34.2.4.5 LDR, PC-relative	680
34.2.3.3.1 Constant	663	34.2.4.5.1 Syntax	680
34.2.3.3.2 Register with optional shift	664	34.2.4.5.2 Operation	680
34.2.3.4 Shift Operations	664	34.2.4.5.3 Restrictions	680
34.2.3.4.1 ASR	665	34.2.4.5.4 Condition flags	681
Note	665	34.2.4.5.5 Examples	681
34.2.3.4.2 LSR	665	34.2.4.6 LDM and STM	682
Note	665	34.2.4.6.1 Syntax	682
34.2.3.4.3 LSL	666	34.2.4.6.2 Operation	682
Note	666	34.2.4.6.3 Restrictions	683
34.2.3.4.4 ROR	666	34.2.4.6.4 Condition flags	683
Note	666	34.2.4.6.5 Examples	683
34.2.3.4.5 RRX	667	34.2.4.6.6 Incorrect examples	683
34.2.3.5 Address alignment	667	34.2.4.7 PUSH and POP	684
34.2.3.6 PC-relative expressions	668	34.2.4.7.1 Syntax	684
Note	668	34.2.4.7.2 Operation	684
34.2.3.7 Conditional execution	668	34.2.4.7.3 Restrictions	684
34.2.3.7.1 The condition flags	669	34.2.4.7.4 Condition flags	684
34.2.3.7.2 Condition code suffixes	669	34.2.4.7.5 Examples	684
34.2.3.8 Instruction width selection.	670	34.2.4.8 LDREX and STREX.	685
34.2.3.8.1 Example: Instruction width selection	670	34.2.4.8.1 Syntax	685
34.2.4 Memory access instructions	671	34.2.4.8.2 Operation	685
34.2.4.1 ADR	672	34.2.4.8.3 Restrictions	685
34.2.4.1.1 Syntax.	672	34.2.4.8.4 Condition flags	686
34.2.4.1.2 Operation	672	34.2.4.8.5 Examples	686
34.2.4.1.3 Restrictions.	672	34.2.4.9 CLREX.	687
34.2.4.1.4 Condition flags	672	34.2.4.9.1 Syntax	687
34.2.4.1.5 Examples	672	34.2.4.9.2 Operation	687
34.2.4.2 LDR and STR, immediate offset.	673	34.2.4.9.3 Condition flags	687
34.2.4.2.1 Syntax.	673	34.2.4.9.4 Examples	687
34.2.4.2.2 Operation	673	34.2.5 General data processing instructions.	688
34.2.4.2.3 Restrictions.	674	34.2.5.1 ADD, ADC, SUB, SBC, and RSB.	689
34.2.4.2.4 Condition flags	674	34.2.5.1.1 Syntax	689
		34.2.5.1.2 Operation	689

continued >>

34.2.5.1.3 Restrictions	689	34.2.5.9.4 Condition flags	702
Note	690	34.2.5.9.5 Examples	702
34.2.5.1.4 Condition flags	690	34.2.6 Multiply and divide instructions	703
34.2.5.1.5 Examples	690	34.2.6.1 MUL, MLA, and MLS	704
34.2.5.1.6 Multiword arithmetic examples	690	34.2.6.1.1 Syntax	704
34.2.5.2 AND, ORR, EOR, BIC, and ORN	692	34.2.6.1.2 Operation	704
34.2.5.2.1 Syntax	692	34.2.6.1.3 Restrictions	704
34.2.5.2.2 Operation	692	34.2.6.1.4 Condition flags	704
34.2.5.2.3 Restrictions	692	34.2.6.1.5 Examples	705
34.2.5.2.4 Condition flags	692	34.2.6.2 UMULL, UMLAL, SMULL, and SMLAL	706
34.2.5.2.5 Examples	692	34.2.6.2.1 Syntax	706
34.2.5.3 ASR, LSL, LSR, ROR, and RRX	694	34.2.6.2.2 Operation	706
34.2.5.3.1 Syntax	694	34.2.6.2.3 Restrictions	706
34.2.5.3.2 Operation	694	34.2.6.2.4 Condition flags	706
34.2.5.3.3 Restrictions	694	34.2.6.2.5 Examples	707
34.2.5.3.4 Condition flags	695	34.2.6.3 SDIV and UDIV	708
34.2.5.3.5 Examples	695	34.2.6.3.1 Syntax	708
34.2.5.4 CLZ	696	34.2.6.3.2 Operation	708
34.2.5.4.1 Syntax	696	34.2.6.3.3 Restrictions	708
34.2.5.4.2 Operation	696	34.2.6.3.4 Condition flags	708
34.2.5.4.3 Restrictions	696	34.2.6.3.5 Examples	708
34.2.5.4.4 Condition flags	696	34.2.7 Saturating instructions	709
34.2.5.4.5 Examples	696	34.2.7.1 SSAT and USAT	709
34.2.5.5 CMP and CMN	697	34.2.7.1.1 Syntax	709
34.2.5.5.1 Syntax	697	34.2.7.1.2 Operation	709
34.2.5.5.2 Operation	697	34.2.7.1.3 Restrictions	710
34.2.5.5.3 Restrictions	697	34.2.7.1.4 Condition flags	710
34.2.5.5.4 Condition flags	697	34.2.7.1.5 Examples	710
34.2.5.5.5 Examples	697	34.2.8 Bitfield instructions	711
34.2.5.6 MOV and MVN	698	34.2.8.1 BFC and BFI	712
34.2.5.6.1 Syntax	698	34.2.8.1.1 Syntax	712
34.2.5.6.2 Operation	698	34.2.8.1.2 Operation	712
34.2.5.6.3 Restrictions	699	34.2.8.1.3 Restrictions	712
34.2.5.6.4 Condition flags	699	34.2.8.1.4 Condition flags	712
34.2.5.6.5 Example	699	34.2.8.1.5 Examples	712
34.2.5.7 MOVT	700	34.2.8.2 SBFX and UBFX	713
34.2.5.7.1 Syntax	700	34.2.8.2.1 Syntax	713
34.2.5.7.2 Operation	700	34.2.8.2.2 Operation	713
34.2.5.7.3 Restrictions	700	34.2.8.2.3 Restrictions	713
34.2.5.7.4 Condition flags	700	34.2.8.2.4 Condition flags	713
34.2.5.7.5 Examples	700	34.2.8.2.5 Examples	713
34.2.5.8 REV, REV16, REVSH, and RBIT	701	34.2.8.3 SXT and UXT	714
34.2.5.8.1 Syntax	701	34.2.8.3.1 Syntax	714
34.2.5.8.2 Operation	701	34.2.8.3.2 Operation	714
34.2.5.8.3 Restrictions	701	34.2.8.3.3 Restrictions	714
34.2.5.8.4 Condition flags	701	34.2.8.3.4 Condition flags	714
34.2.5.8.5 Examples	701	34.2.8.3.5 Examples	715
34.2.5.9 TST and TEQ	702	34.2.9 Branch and control instructions	716
34.2.5.9.1 Syntax	702	34.2.9.1 B, BL, BX, and BLX	717
34.2.5.9.2 Operation	702	34.2.9.1.1 Syntax	717
34.2.5.9.3 Restrictions	702	34.2.9.1.2 Operation	717

continued >>

34.2.9.1.3 Restrictions	718	34.2.10.6.3 Restrictions	731
34.2.9.1.4 Condition flags	718	34.2.10.6.4 Condition flags	731
34.2.9.1.5 Examples	718	34.2.10.6.5 Examples	731
34.2.9.2 CBZ and CBNZ	719	34.2.10.7 MSR	732
34.2.9.2.1 Syntax	719	34.2.10.7.1 Syntax	732
34.2.9.2.2 Operation	719	34.2.10.7.2 Operation	732
34.2.9.2.3 Restrictions	719	Note	732
34.2.9.2.4 Condition flags	719	34.2.10.7.3 Restrictions	732
34.2.9.2.5 Examples	719	34.2.10.7.4 Condition flags	732
34.2.9.3 IT	720	34.2.10.7.5 Examples	732
34.2.9.3.1 Syntax	720	34.2.10.8 NOP	733
34.2.9.3.2 Operation	720	34.2.10.8.1 Syntax	733
34.2.9.3.3 Restrictions	720	34.2.10.8.2 Operation	733
34.2.9.3.4 Condition flags	721	34.2.10.8.3 Condition flags	733
34.2.9.3.5 Example	721	34.2.10.8.4 Examples	733
34.2.9.4 TBB and TBH	723	34.2.10.9 SEV	734
34.2.9.4.1 Syntax	723	34.2.10.9.1 Syntax	734
34.2.9.4.2 Operation	723	34.2.10.9.2 Operation	734
34.2.9.4.3 Restrictions	723	34.2.10.9.3 Condition flags	734
34.2.9.4.4 Condition flags	723	34.2.10.9.4 Examples	734
34.2.9.4.5 Examples	723	34.2.10.10 SVC	735
34.2.10 Miscellaneous instructions	725	34.2.10.10.1 Syntax	735
34.2.10.1 BKPT	726	34.2.10.10.2 Operation	735
34.2.10.1.1 Syntax	726	34.2.10.10.3 Condition flags	735
34.2.10.1.2 Operation	726	34.2.10.10.4 Examples	735
34.2.10.1.3 Condition flags	726	34.2.10.11 WFE	736
34.2.10.1.4 Examples	726	34.2.10.11.1 Syntax	736
34.2.10.2 CPS	727	34.2.10.11.2 Operation	736
34.2.10.2.1 Syntax	727	34.2.10.11.3 Condition flags	736
34.2.10.2.2 Operation	727	34.2.10.11.4 Examples	736
34.2.10.2.3 Restrictions	727	34.2.10.12 WFI	737
34.2.10.2.4 Condition flags	727	34.2.10.12.1 Syntax	737
34.2.10.2.5 Examples	727	34.2.10.12.2 Operation	737
34.2.10.3 DMB	728	34.2.10.12.3 Condition flags	737
34.2.10.3.1 Syntax	728	34.2.10.12.4 Examples	737
34.2.10.3.2 Operation	728	34.3 ARM Cortex-M3 User Guide: Processor . . .	738
34.2.10.3.3 Condition flags	728	34.3.1 Programmers model	738
34.2.10.3.4 Examples	728	34.3.1.1 Processor mode and privilege levels for software execution	738
34.2.10.4 DSB	729	34.3.1.2 Stacks	738
34.2.10.4.1 Syntax	729	34.3.1.3 Core registers	739
34.2.10.4.2 Operation	729	34.3.1.3.1 General-purpose registers	740
34.2.10.4.3 Condition flags	729	34.3.1.3.2 Stack Pointer	740
34.2.10.4.4 Examples	729	34.3.1.3.3 Link Register	740
34.2.10.5 ISB	730	34.3.1.3.4 Program Counter	740
34.2.10.5.1 Syntax	730	34.3.1.3.5 Program Status Register	740
34.2.10.5.2 Operation	730	34.3.1.3.6 Exception mask registers	744
34.2.10.5.3 Condition flags	730	34.3.1.3.7 CONTROL register	745
34.2.10.5.4 Examples	730	34.3.1.4 Exceptions and interrupts	745
34.2.10.6 MRS	731	34.3.1.5 Data types	746
34.2.10.6.1 Syntax	731		
34.2.10.6.2 Operation	731		

continued >>

34.3.1.6	The Cortex Microcontroller Software Interface Standard	746	34.4.2.5	Interrupt Clear-pending Registers	773
34.3.2	Memory model	747	34.4.2.6	Interrupt Active Bit Registers	774
34.3.2.1	Memory regions, types and attributes.	747	34.4.2.7	Interrupt Priority Registers	774
34.3.2.2	Memory system ordering of memory accesses.	748	34.4.2.8	Software Trigger Interrupt Register	775
34.3.2.3	Behavior of memory accesses	749	34.4.2.9	Level-sensitive and pulse interrupts.	775
34.3.2.4	Software ordering of memory accesses	749	34.4.2.9.1	Hardware and software control of interrupts	776
34.3.2.5	Bit-banding	750	34.4.2.10	NVIC design hints and tips.	776
34.3.2.5.1	Directly accessing an alias region	752	34.4.2.10.1	NVIC programming hints	777
34.3.2.5.2	Directly accessing a bit-band region.	752	34.4.3	System control block	778
34.3.2.6	Memory endianness	753	34.4.3.1	The CMSIS mapping of the Cortex-M3 SCB registers	778
34.3.2.6.1	Little-endian format.	753	34.4.3.2	Auxiliary Control Register	778
34.3.2.7	Synchronization primitives	753	34.4.3.2.1	About IT folding	779
34.3.2.8	Programming hints for the synchronization primitives	754	34.4.3.3	CPUID Base Register	779
34.3.3	Exception model	756	34.4.3.4	Interrupt Control and State Register	779
34.3.3.1	Exception states	756	34.4.3.5	Vector Table Offset Register	781
34.3.3.2	Exception types	756	34.4.3.6	Application Interrupt and Reset Control Register	782
34.3.3.3	Exception handlers	758	34.4.3.6.1	Binary point	783
34.3.3.4	Vector table.	759	34.4.3.7	System Control Register	783
34.3.3.5	Exception priorities	759	34.4.3.8	Configuration and Control Register	784
34.3.3.6	Interrupt priority grouping	760	34.4.3.9	System Handler Priority Registers	785
34.3.3.7	Exception entry and return	760	34.4.3.9.1	System Handler Priority Register 1	786
34.3.3.7.1	Exception entry.	761	34.4.3.9.2	System Handler Priority Register 2	786
34.3.3.7.2	Exception return	762	34.4.3.9.3	System Handler Priority Register 3	786
34.3.4	Fault handling	764	34.4.3.10	System Handler Control and State Register	786
34.3.4.1	Fault types	764		Caution.	787
34.3.4.2	Fault escalation and hard faults	765	34.4.3.11	Configurable Fault Status Register	788
34.3.4.3	Fault status registers and fault address registers	765	34.4.3.11.1	Memory Management Fault Status Register	788
34.3.4.4	Lockup	766	34.4.3.11.2	Bus Fault Status Register.	789
34.3.5	Power management	767	34.4.3.11.3	Usage Fault Status Register	790
34.3.5.1	Entering sleep mode.	767	34.4.3.12	Hard Fault Status Register.	792
34.3.5.1.1	Wait for interrupt.	767	34.4.3.13	Memory Management Fault Address Register	792
34.3.5.1.2	Wait for event	767	34.4.3.14	Bus Fault Address Register	792
34.3.5.1.3	Sleep-on-exit	768	34.4.3.15	System control block design hints and tips	793
34.3.5.2	Wakeup from sleep mode	768	34.4.4	System timer, SysTick	794
34.3.5.2.1	Wakeup from WFI or sleep-on-exit.	768	34.4.4.1	SysTick Control and Status Register	794
34.3.5.2.2	Wakeup from WFE	768	34.4.4.2	SysTick Reload Value Register	795
34.3.5.3	The Wake-up Interrupt Controller	768	34.4.4.2.1	Calculating the RELOAD value	795
34.3.5.4	Power management programming hints.	769	34.4.4.3	SysTick Current Value Register	795
34.4	ARM Cortex-M3 User Guide: Peripherals . .	770	34.4.4.4	SysTick Calibration Value Register	795
34.4.1	About the Cortex-M3 peripherals	770	34.4.4.5	SysTick design hints and tips.	796
34.4.2	Nested Vectored Interrupt Controller	771	34.4.5	Memory protection unit	797
34.4.2.1	The CMSIS mapping of the Cortex-M3 NVIC registers	771	34.4.5.1	MPU Type Register	798
34.4.2.2	Interrupt Set-enable Registers	772	34.4.5.2	MPU Control Register	799
34.4.2.3	Interrupt Clear-enable Registers.	772	34.4.5.3	MPU Region Number Register	800
34.4.2.4	Interrupt Set-pending Registers	773	34.4.5.4	MPU Region Base Address Register.	800
			34.4.5.4.1	The ADDR field	801
			34.4.5.5	MPU Region Attribute and Size Register.	801
			34.4.5.5.1	SIZE field values	802

continued >>

34.4.5.6	MPU access permission attributes	803	34.4.5.8.2	Updating an MPU region using multi-word writes	805
34.4.5.7	MPU mismatch	804	34.4.5.8.3	Subregions.	806
34.4.5.8	Updating an MPU region	804	34.4.5.9	MPU design hints and tips	807
34.4.5.8.1	Updating an MPU region using separate words	804	34.4.5.9.1	MPU configuration for a microcontroller . . .	807
				34.5	ARM Cortex-M3 User Guide: Glossary 808

Chapter 35: Supplementary information

35.1	Abbreviations.	812	35.3	Tables.	814
35.2	Legal information.	813	35.4	Figures	826
35.2.1	Definitions.	813	35.5	Contents.	828
35.2.2	Disclaimers	813			
35.2.3	Trademarks.	813			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.