


## Hardware description

The I2C bus is a simple, two-way two-wire synchronous serial bus developed by Philips. It only needs two wires to transfer information between devices connected to the bus. The master device is used to start the bus to transmit data and generate a clock to open the device for transmission. At this time, any addressed device is regarded as a slave device. If the host wants to send data to the slave device, the host first addresses the slave device, then actively sends the data to the slave device, and finally the host terminates the data transfer; if the host wants to receive data from the slave device, the master device first addresses the slave device, Then the host receives the data sent from the device, and finally the host terminates the receiving process. Not too much to explain here, hardware connection as follows: The design of the hardware connection as in this design as the FPGA I2C master device as PCF8591 I2C slave, the slave address by the fixed address and programmable address components, peripherals our The backplane has grounded the programmable addresses A0, A1, and A2, so the 7-bit address is 7'h48, plus the lowest bit of read and write control, so the addressing address when writing data to PCF8591 is 8'h90, and reading data to PCF8591 When the addressing address is 8'h91. The following PCF8591 integrates many functions. When different functions are needed, the PCF8591 should be configured accordingly. The configuration data is stored in a register named CONTROL BYTE. The following figure shows the functions of some bits in the register. For details, please refer to the datasheet of PCF8591 In this design, we only use the ADC function of channel 1, and the configuration data is 8'h01. In this design, we need two communications,







Table 5. I<sup>2</sup>C slave address byte

Bit	Slave address							0
	7	6	5	4	3	2	1	
	MSB							LSB
slave address	1	0	0	1	A2	A1	A0	R/W

The least significant bit of the slave address byte is bit  $R/\overline{W}$  (see [Table 6](#)).


Table 6.  $R/\overline{W}$ -bit description

$R/\overline{W}$	Description
0	write data
1	read data



- The first time is configuration data, specifically: start-write addressing-read response-write configuration data-read response-end
- The second time is to read ADC data, specifically: start-read addressing-read response-[read ADC data-write response -] cyclic read

The second time sequence is as follows: through the above introduction, everyone should have an overall concept of how to drive PCF8591 for ADC sampling, and some details are the timing details of I2C communication, as shown below



**Fig 8. A/D conversion sequence**




Fig 21. I<sup>2</sup>C bus timing diagram; rise and fall times refer to  $V_{IL}$  and  $V_{IH}$

Symbol	Parameter	Min	Typ	Max	Unit
I <sup>2</sup> C bus timing (see Figure 21)		[1]			
$f_{SCL}$	SCL clock frequency	-	-	100	kHz
$t_{SP}$	pulse width of spikes that must be suppressed by the input filter	-	-	100	ns
$t_{BUF}$	bus free time between a STOP and START condition	4.7	-	-	$\mu$ s
$t_{SU;STA}$	set-up time for a repeated START condition	4.7	-	-	$\mu$ s
$t_{HD;STA}$	hold time (repeated) START condition	4.0	-	-	$\mu$ s
$t_{LOW}$	LOW period of the SCL clock	4.7	-	-	$\mu$ s
$t_{HIGH}$	HIGH period of the SCL clock	4.0	-	-	$\mu$ s
$t_r$	rise time of both SDA and SCL signals	-	-	1.0	$\mu$ s
$t_f$	fall time of both SDA and SCL signals	-	-	0.3	$\mu$ s
$t_{SU;DAT}$	data set-up time	250	-	-	$\mu$ s
$t_{HD;DAT}$	data hold time	0	-	-	$\mu$ s
$t_{VD;DAT}$	data valid time	-	-	3.4	$\mu$ s
$t_{SU;STO}$	set-up time for STOP condition	4.0	-	-	$\mu$ s

====Verilog code====

5/10

```

end

reg          [ 7 : 0 ]          adc_data_r ;
reg          scl_out_r ;
reg          sda_out_r ;
reg          [ 2 : 0 ]          cnt ;
reg          [ 3 : 0 ]          cnt_main ;
reg          [ 7 : 0 ]          data_wr ;
reg          [ 2 : 0 ]          cnt_start ;
reg          [ 2 : 0 ]          cnt_write ;
reg          [ 4 : 0 ]          cnt_read ;
reg          [ 2 : 0 ]          cnt_stop ;
reg          [ 2 : 0 ]          state ;

always @ ( posedge clk_400khz or negedge rst_n_in ) begin
    if ( ! rst_n_in ) begin //If the button is reset, initialize the relevant data
        scl_out_r <= 1'd1 ;
        sda_out_r <= 1'd1 ;
        cnt <= 1'b0 ;
        cnt_main <= 4'd0 ;
        cnt_start <= 3'd0 ;
        cnt_write <= 3'd0 ;
        cnt_read <= 5'd0 ;
        cnt_stop <= 1'd0 ;
        adc_done <= 1'b0 ;
        adc_data <= 1'b0 ;
        state <= IDLE ;
    end else begin
        case ( state )
            IDLE : begin //Software self-reset, mainly used for processing after the program runs
                scl_out_r <= 1'd1 ;
                sda_out_r <= 1'd1 ;
                cnt <= 1'b0 ;
                cnt_main <= 4'd0 ;
                cnt_start <= 3'd0 ;
                cnt_write <= 3'd0 ;
                cnt_read <= 5'd0 ;
                cnt_stop <= 1'd0 ;
                adc_done <= 1'b0 ;
                state <= MAIN ;

                end
                MAIN : begin
                    if ( cnt_main >= 4'd6 ) cnt_main <= 4'd6 ;

                    //Control the sub-states in MAIN cnt_main
                    else cnt_main <= cnt_main + 1'b1 ;
                    case ( cnt_main )
                        4'd0 : begin state <= START ; end

                        //START
                        4'd1 in I2C communication sequence :
                        //A0, A1, A2 are all connected to GND,
                        begin data_wr <= 8'h90 ; state <= WRITE ; end
                        and the write address is 8'h90

```

```

4'd2 : begin data_wr <= 8'h00 ; stat
e <= WRITE ; end          //control byte is 8'h00, using channel 0 in 4-channel ADC
4'd3 : begin state <= STOP ; end
//I2C communication START
4'd4 in the sequence : begin state <=
START ; end          //STOP
4'd5 in I2C communication sequence :
begin data_wr <= 8'h91 ; state <= WRITE ; end    //A0 A1 A2 are connected to GND, and t
he read address is 8'h91
4'd6 : begin state <= READ ; adc_done
<= 1'b0 ; end          //Read ADC sampling data
4'd7 : begin state <= STOP ; adc_done
<= 1'b1 ; end          //STOP in I2C communication sequence, read Completion flag
4'd8 : begin state<= MAIN ; end
//Reserved state, do not execute
default : state <= IDLE ;          //If t
he program is out of control, enter IDLE self-reset state
endcase
end
START : begin    //Start START in I2C communication sequence
if ( cnt_start >= 3'd5 ) cnt_start <= 1'b0
;    //Execute control of the sub-states in START cnt_start
else cnt_start <= cnt_start + 1'b1 ;
case ( cnt_start )
3'd0 : begin sda_out_r <= 1'b1 ; scl_
out_r <= 1'b1 ; end    //
Pull SCL and SDA high and stay above
4.7us 3'd1 : begin sda_out_r <= 1'b1 ; scl_out_r <= 1'b1 ; end    //clk_400khz 2.5us per
cycle, Two cycles are
required 3'd2 : begin sda_out_
r <= 1'b0 ; end    // SDA pulls down to SCL pulls down and stays above
4.0us 3'd3 : begin sda_out_r <=
1'b0 ; end    //clk_400khz every cycle 2.5us, two cycles are
required 3'd4 : begin scl_out_
r <= 1'b0 ; end    //SCL pulls low and stays above
4.7us 3'd5 : begin scl_out_r <=
1'b0 ; state <= MAIN ; end    //clk_400khz every cycle 2.5us, requires two cycles, return to
MAIN
default : state <= IDLE ;          //If t
he program is out of control, enter the IDLE self-reset state
endcase
end
WRITE : begin    //Write operation WRITE and corresponding judg
ment operation in I2C communication sequence ACK
if ( cnt <= 3'd6 ) begin    // A total of
8 bits of data need to be sent , Here control the number of cycles
if ( cnt_write >= 3'd3 ) begin cnt_w
rite <= 1'b0 ; cnt <= cnt + 1'b1 ; end
else begin cnt_write <= cnt_write +
1'b1 ; cnt <= cnt ; end
end else begin
if ( cnt_write >= 3'd7 ) begin cnt_w
rite <= 1'b0 ; cnt <= 1'b0 ; end    //Both variables are restored to their initial values

```

```

else begin cnt_write <= cnt_write +
1'b1 ;cnt <= cnt ; end
end
case ( cnt_write )
//Transmit data according to I2C timin
g
3'd0 : begin scl_out_r <= 1'b0 ; sda
_out_r <= data_wr [ 7 - cnt ] ; end //SCL is pulled low and controlled Bit
3'd1 corresponding to the SDA output :
begin scl_out_r <= 1'b1 ; end //SCL is pulled high and stay above
4.0us 3'd2 : begin scl_out_r <=
1'b1 ; end //clk_400khz 2.5us per cycle, Need two cycles
3'd3 : begin scl_out_r <= 1'b0 ; en
d //SCL is pulled low, ready to send the next 1 bit of data
// Obtain the response signal from the
slave device and judge
3'd4 : begin sda_out_r <= 1'bz ; en
d // Release the SDA line and prepare to receive the response signal from the slave devi
ce.
3'd5 : begin scl_out_r <= 1'b1 ; en
d //SCL is pulled high and stay above
4.0us 3'd6 : begin if ( sda_out )
state <= IDLE ; else state <= state ; end //Get the response signal from the slave devic
e and judge
3'd7: begin scl_out_r <= 1'b0 ; sta
te <= MAIN ; end //SCL is pulled low and return to MAIN state
default : state <= IDLE ; //If t
he program is out of control, enter IDLE self-reset state
endcase
end
READ : begin //I2C The read operation READ and the return A
CK operation in the communication sequence
if ( cnt <= 3'd6 ) begin //A total of 8
bits of data need to be received, and the number of cycles is controlled here
if ( cnt_read >= 3'd3 ) begin cnt_re
ad <= 1'b0 ; cnt <= cnt+ 1'b1 ; end
else begin cnt_read <= cnt_read +
1'b1 ; cnt <= cnt ; end
end else begin
if ( cnt_read >= 3'd7 ) begin cnt_re
ad <= 1'b0 ; cnt <= 1'b0 ; end //Both variables are restored to their initial values
else begin cnt_read <= cnt_read +
1'b1 ; cnt <= cnt ; end
end
case ( cnt_read )
//According to the I2C timing to recei
ve data
3'd0 : begin scl_out_r <= 1'b0 ; sda
_out_r <= 1'bz ; end //SCL pulls low, releases the SDA line, ready to receive data from the
device
3'd1 : begin scl_out_r <= 1'b1 ; en
d //SCL is pulled high and stay above
4.0us 3'd2 : begin adc_data_r [ 7 -

```



```

cnt ] <= sda_out ; end          //Read the data returned from the device
                                3'd3 : begin scl_out_r <= 1'b0 ; end
//SCL is pulled low, ready to receive the next 1bit of data
                                //Send response signal to the slave de
vice
                                3'd4 : begin sda_out_r <= 1'b0 ; adc
_done <= 1'b1 ; adc_data <= adc_data_r ; end //Send response Signal, latch the previously r
eceived data
                                3'd5 : begin scl_out_r <= 1'b1 ; en
d          //SCL is pulled high and stay above
                                4.0us 3'd6 : begin scl_out_r <=
1'b1 ; adc_done <= 1'b0 ; end          //SCL is pulled high, stay above
                                4.0us 3'd7 : begin scl_out_r<= 1'b
0 ; state <= MAIN ; end          //SCL pulls low and returns to MAIN state
                                default : state <= IDLE ;          //If t
he program is out of control, enter IDLE self-reset state
                                endcase
                                end
                                STOP : begin //I2C communication sequence The end of STOP
if ( cnt_stop >= 3'd5 ) cnt_stop <= 1'b0 ;
//Control the sub-states in STOP cnt_stop
                                else cnt_stop <= cnt_stop + 1'b1 ;
                                case ( cnt_stop )
                                    3'd0 : beginsda_out_r <= 1'b0 ; end
// SDA pulls low, ready to STOP
                                    3'd1 : begin sda_out_r <= 1'b0 ; en
d          //SDA pulls low, ready to STOP
                                    3'd2 : begin scl_out_r <= 1'b1 ; en
d          //SCL advance SDA to raise 4.0us
                                    3'd3 : begin scl_out_r <= 1'b1 ; en
d          //SCL advance SDA to raise 4.0us
                                    3'd4 : begin sda_out_r <= 1'b1 ; en
d          //SDA raise
                                    3 'd5 : begin sda_out_r <= 1'b
1 ; state <= MAIN ; end          //Complete STOP operation and return to MAIN state
                                    default : state <= IDLE ;          //If t
he program is out of control, enter IDLE self-reset state
                                    endcase
                                end
                                default ;;
                                endcase
                                end
                                end

                                assign scl_out = scl_out_r ; //
                                assign SCL port assign sda_out = sda_out_r ; // assign SDA port

endmodule

```

## summary

This section mainly explains the principle and software design of using I2C to drive the ADC function of PCF8591 . You need to create your own project while mastering, and generate FPGA configuration file loading test through the entire design process .

If you are not familiar with the use of Diamond software, please refer to here: [Use of Diamond](#) .

## Relevant information

---

Use STEP-MXO2 second generation of the PCF8591 ADC Driver: download link will be updated, the subsequent use of STEP-MAX10 of PCF8591 the ADC Driver: subsequent download link will be updated