
DAC (I2C) function driver of PCF8591 based on STEP FPGA

This section will use the DAC conversion (I2C) function of the PCF8591 on the FPGA driver backplane with everyone.

====Hardware description====

PCF8591 is a chip that integrates 4 ADCs and 1 DAC, and uses I2C bus communication.

The I2C bus is a simple, two-way two-wire synchronous serial bus developed by Philips. It only needs two wires to transfer information between devices connected to the bus. The master device is used to start the bus to transmit data and generate a clock to open the device for transmission. At this time, any addressed device is regarded as a slave device. If the host wants to send data to the slave device, the host first addresses the slave device, then actively sends the data to the slave device, and finally the host terminates the data transfer; if the host wants to receive data from the slave device, the master device first addresses the slave device. Then the host receives the data sent from the device, and finally the host terminates the receiving process. Not too much to explain here, hardware connection as follows: The design of the hardware connection as this design FPGA I2C master, as PCF8591 I2C slave, the slave address by the fixed address and programmable address components, peripherals our The backplane has grounded the programmable addresses A0, A1, and A2, so the 7-bit address is 7'h48, plus the lowest bit of read and write control, so the addressing address when writing data to PCF8591 is 8'h90, and reading data to PCF8591 When the addressing address is 8'h91. The following PCF8591 integrates many functions. When different functions are needed, the PCF8591 should be configured accordingly. The configuration data is stored in a register named CONTROL BYTE. The following figure shows the functions of some bits in the register. For details, please refer to the datasheet of PCF8591 In this design, we only use the DAC function, and the configuration data is 8'h40. The design of the communication process we need to specifically: start - write addressing - read response - write configuration data - read response - [Write DAC data - read response] cycle - end everyone should be on how to drive PCF8591 DAC introduced by the above The sampling has an overall concept, and some details are the timing details of I2C communication, as shown below







Table 5. I²C slave address byte


	Slave address							
Bit	7 MSB	6	5	4	3	2	1	0 LSB
slave address	1	0	0	1	Δ2	A1	A0	R/W


The least significant bit of the slave address byte is bit R/\overline{W} (see Table 6).

Table 6. R/W-bit description

R/W	Description				
0	write data				
1	read data				







Symbol Parameter Min Unit Typ Max [1] I²C bus timing (see Figure 21) SCL clock frequency 100 kHz **f**SCL pulse width of spikes that must be 100 tsp ns suppressed by the input filter bus free time between a STOP and START 4.7 **t**BUF **US** condition set-up time for a repeated START condition 4.7 t_{SU:STA} μS hold time (repeated) START condition 4.0 tHD:STA US LOW period of the SCL clock 4.7 t_{LOW} μS HIGH period of the SCL clock 4.0 tHIGH μS rise time of both SDA and SCL signals 1.0 t_r μS μS tf fall time of both SDA and SCL signals 0.3 tsu:DAT data set-up time 250 **US** data hold time 0 tHD:DAT μS data valid time 3.4 t_{VD:DAT} μS set-up time for STOP condition 4.0 t_{SU:STO} μS

====Verilog code====

```
// >>>>>>>>> COPYRIGHT NOTICE < <<<<<<<<<<<<<<<<<<<<<<<
// Module: DAC I2C
/ /
// Author: Step
//
// Description: DAC I2C
//
// Web: www.stepfpga.com
//
// -----
// Code Revision History:
// -----
// Version: |Mod. Date: |Changes Made:
// V1.1 |2016/10/30 |Initial ver
// -----
module DAC_I2C
(
       input
                                   clk in ,
                                                        //System clock
                                   rst n in , //System reset, active low
       input
                                   dac done ,
                                                 //DAC sampling completion flag
       output reg
                     [7:0]
                                                 //DAC sampling data
       input
                                   dac_data ,
                                   scl_out ,
       output
                                                //I2C bus SCL
                                                 //I2C bus SDA
       inout
                                   sda out
);
       parameter
                     CNT NUM =
                                   15;
       localparam
                     IDLE
                                   3'd0;
       localparam
                     MAIN
                                   3'd1;
       localparam
                     START
                                   3'd2;
       localparam
                     WRITE
                                   3'd3;
       localparam
                     STOP
                                   3'd4;
       //According to the PCF8591 datasheet, the I2C frequency is up to 100KHz.
       //We are going to use 4 beats to complete the transmission of 1bit data, so we need a
400KHz clock to trigger the
       design.//Use counter frequency division to generate 400KHz clock signal clk_400khz
                                          clk_400khz;
       reg
                     [9:0]
                                          cnt 400khz;
       reg
       always @ ( posedge clk_in or negedge rst_n_in ) begin
              if ( ! rst_n_in ) begin
                     cnt_400khz <= 1 0'd0 ;</pre>
                     clk_400khz <= 1'b0;
              end else if ( cnt_400khz>= CNT_NUM - 1 ) begin
                     cnt 400khz <= 1 0'd0;
                     clk_400khz <= ~clk_400khz;
              end else begin
                     cnt_400khz <= cnt_400khz + 1'b1;</pre>
```

```
end
        end
                        [7:0]
                                                 adc_data_r ;
        reg
        reg
                                                 scl_out_r ;
                                                 sda out r ;
        reg
        reg
                        [2:0]
                                                 cnt ;
        reg
                        [2:0]
                                                 cnt_main;
                        [7:0]
                                                 data wr ;
        reg
        reg
                        [2:0]
                                                 cnt_start ;
                        [2:0]
        reg
                                                 cnt_write;
        reg
                        [2:0]
                                                 cnt stop ;
                        [2:0]
        reg
                                                 state;
        always @ ( posedge clk_400khz or negedge rst_n_in ) begin
                if (! rst n in ) begin
                                                //If the button is reset, initialize the relev
ant data
                        scl_out_r <= 1'd1;
                        sda_out_r <= 1'd1;
                        cnt <= 1'b0;
                        cnt main <= 1'b0;</pre>
                        cnt start <= 1'b0;</pre>
                        cnt_write <= 3'd0;</pre>
                        cnt stop <= 1'd0 ;</pre>
                        dac done <= 1'b1 ;</pre>
                        state <= IDLE ;</pre>
                end else begin
                        case ( state )
                                                 //Software self-reset, mainly used for process
                                 IDLE : begin
ing after program runaway
                                                 scl out r <= 1'd1;
                                                 sda_out_r <= 1'd1;
                                                 cnt < = 1'b0;
                                                 cnt main <= 1'b0;</pre>
                                                 cnt start <= 1'b0;</pre>
                                                 cnt_write <= 3'd0;</pre>
                                                 cnt stop <= 1'd0 ;</pre>
                                                 dac_done<= 1'b1;</pre>
                                                 state <= MAIN ;</pre>
                                         end
                                 MAIN : begin
                                                 if ( cnt_main >= 3'd3 ) cnt_main <= 3'd3 ;</pre>
//Execute control of the sub-state in MAIN cnt_main
                                                 else cnt main <= cnt main + 1' b1;</pre>
                                                 case ( cnt_main )
                                                         3'd0 : begin state <= START ; end
//
                                                          START in I2C communication sequence
3'd1 : begin data_wr <= 8'h90; state <= WRITE ; end //A0, A1, A2 are all connected to GND,
and the write address is 8'h90
                                                         3'd2 : begin data_wr <= 8'h40 ; stat
                       //control byte is 8' h40, open the DAC function
e <= WRITE; end
                                                         3'd3 : begin data_wr <= dac_data ; st</pre>
```

```
ate <= WRITE; dac done <= 1'b0; end
                                               //Data that needs to be converted by DAC
                                                       3'd4 : begin state <= STOP ; end
//I2C End of communication sequence STOP
                                                       default : state <= IDLE ; //If t</pre>
he program is out of control, enter the IDLE self-reset state
                                               endcase
                                       end
                               START : begin
                                               //Start START in I2C communication sequence
                                               if ( cnt start >= 3'd5 ) cnt start <= 1'b0 ;</pre>
// Perform control of the sub-states in START cnt start
                                               else cnt_start <= cnt_start + 1'b1;</pre>
                                               case ( cnt start )
                                                       3'd0 : begin sda_out_r <= 1'b1 ; scl</pre>
out r <= 1'b1; end //Pull SCL and SDA high and keep it above
                                                       4.7us 3'd1 :
                                                                      begin sda out r <=
1'b1; scl out r <= 1'b1; end
                                       //clk 400khz every cycle 2.5us, requires two cycles
                                                       3'd2 : begin sda out r <= 1'b0 ; en
       // SDA pulls down to SCL pulls down and stays above
                                                                      begin sda_out_r <=</pre>
                                                       4.0us 3'd3 :
              //clk 400khz every cycle 2.5us, requires two cycles
1'b0; end
                                                       3 'd4 :
                                                                      begin scl out r <=
1'b0; end
              //SCL is pulled down and stays above
                                                       4.7us 3'd5 :
                                                                      beginscl out r <= 1'b
0 ; state <= MAIN ; end
                           //clk 400khz 2.5us per cycle, it takes two cycles to return to
MAIN
                                                       default : state <= IDLE ; //If t</pre>
he program is out of control, enter IDLE self-reset state
                                               endcase
                                       end
                               WRITE : begin
                                               //Write operation WRITE and corresponding judg
ment operation ACK in I2C communication sequence
                                               if ( cnt <= 3'd6 ) begin
                                                                            //A total of 8
bit data needs to be sent, here the number of cycles is controlled
                                                       if ( cnt_write >= 3'd3 ) begin cnt_w
rite <= 1'b0; cnt <= cnt+ 1'b1; end
                                                       else begin cnt write <= cnt write +
1'b1; cnt <= cnt; end
                                               end else begin
                                                       if ( cnt write >= 3'd7 ) begin cnt w
rite <= 1'b0; cnt <= 1'b0; end // Both variables are restored to their initial values
                                                       else begin cnt write <= cnt write +
1'b1; cnt <= cnt; end
                                               end
                                               case ( cnt write )
                                                       //Transfer data according to I2C timin
g
                                                       3'd0 : begin scl_out_r <= 1'b0 ; sda</pre>
out r <= data wr [ 7 - cnt ]; end //SCL is pulled low and controls the SDA output corres
ponding to bit
                                                       3 'd1 :
                                                                      begin scl out r <=
1'b1; end
             //SCL is pulled high and stay above
                                                                      begin scl out r <=
                                                       4.0us 3'd2 :
1'b1; end
               //clk_400khz every cycle 2.5us, requires two cycles
```

```
3' d3:
                                                                       begin scl out r <= 1'b
               //SCL is pulled low, ready to send the next 1bit of data
0 ; end
                                                        //Get the response signal from the sla
ve device and judge
                                                        3'd4 : begin sda out r <= 1'bz ; dac
done <= 1'b1; end //release SDA line, ready to receive the response signal from the slav
e device
                                                        3'd5: begin scl out r <= 1'b1; en
       //SCL is pulled high and stay above
                                                       4.0us 3'd6:
                                                                       begin if ( sda out )
 state <= IDLE ; else state < = state ; end //Get the response signal from the slave devic</pre>
e and judge
                                                        3'd7 : begin scl_out_r <= 1'b0 ; sta</pre>
te <= MAIN ; end
                      //SCL pulls low and returns to MAIN state
                                                        default : state <= IDLE ;</pre>
                                                                                       //If t
he program is out of control, enter IDLE self-reset state
                                               endcase
                                        end
                               STOP : begin
                                               //I2C communication The end of the sequence ST
OP
                                               if ( cnt_stop >= 3'd5 ) cnt_stop <= 1'b0 ;</pre>
//Execute control of the sub-states in STOP cnt stop
                                               else cnt_stop <= cnt_stop + 1'b1;
                                               case ( cnt stop )
                                                        3'd0 : begin sda_out_r <= 1'b0 ; en
d
        //SDA pulls down and prepares to STOP
                                                       3'd1 : begin sda out r <= 1'b0 ;
        //SDA pulls low and prepares to STOP
d
                                                       3'd2: begin scl out r <= 1'b1;
        //SCL advance SDA to raise 4.0us
d
                                                       3'd3: begin scl out r <= 1'b1; en
        //SCL advance SDA to raise 4.0us
d
                                                       3'd4: begin sda out r <= 1'b1; en
d
        / /SDA pull up
                                                        3'd5 : beginsda out r <= 1'b1 ; stat
e <= MAIN ; end
                       //Complete STOP operation and return to MAIN state
                                                       default : state <= IDLE ; //If t</pre>
he program is out of control, enter IDLE self-reset state
                                               endcase
                                        end
                                default :;
                        endcase
               end
        end
        assign scl_out = scl_out_r;
        assign SCL port assign sda_out = sda_out_r ; // assign SDA port
endmodule
```

====Summary====

This section mainly explains the principle and software design of using I2C to drive the DAC function of PCF8591. You need to create your own project while mastering it, and generate FPGA configuration file loading test through the entire design process.

If you are not familiar with the use of Diamond software, please refer to here: Use of Diamond .

====Related Information====

Use STEP-MXO2 second generation of the DAC driver PCF8591: subsequent download connection will be updated using the STEP-MAX10 of the DAC driver PCF8591: subsequent download link will be updated