
# PCF8591 ADC (I2C) function driver based on STEP FPGA

In this section, I will use the ADC sampling (I2C) function of the PCF8591 on the FPGA to drive the backplane.

## Hardware description

PCF8591 is a chip that integrates 4 ADCs and 1 DAC, and uses I2C bus communication.

The I2C bus is a simple, two-way two-wire synchronous serial bus developed by Philips. It only needs two wires to transfer information between devices connected to the bus. The master device is used to start the bus to transmit data and generate a clock to open the device for transmission. At this time, any addressed device is regarded as a slave device. If the host wants to send data to the slave device, the host first addresses the slave device, then actively sends the data to the slave device, and finally the host terminates the data transfer; if the host wants to receive data from the slave device, the master device first addresses the slave device. Then the host receives the data sent from the device, and finally the host terminates the receiving process. Not too much to explain here, hardware connection as follows: The design of the hardware connection as in this design as the FPGA I2C master device as PCF8591 I2C slave, the slave address by the fixed address and programmable address components, peripherals our The backplane has grounded the programmable addresses A0, A1, and A2, so the 7-bit address is 7'h48, plus the lowest bit of read and write control, so the addressing address when writing data to PCF8591 is 8'h90, and reading data to PCF8591 When the addressing address is 8'h91. The following PCF8591 integrates many functions. When different functions are needed, the PCF8591 should be configured accordingly. The configuration data is stored in a register named CONTROL BYTE. The following figure shows the functions of some bits in the register. For details, please refer to the datasheet of PCF8591 In this design, we only use the ADC function of channel 1, and the configuration data is 8'h01. In this design, we need two communications,







Table 5. I<sup>2</sup>C slave address byte

Bit	Slave address							
	7 MSB	6	5	4	3	2	1	0 LSB
slave address	1	0	0	1	A2	A1	A0	R/W

The least significant bit of the slave address byte is bit  $R/\overline{W}$  (see Table 6).

Table 6. R/W-bit description

R/W	Description	
0	write data	
1	read data	



- The first time is configuration data, specifically: start-write addressing-read response-write configuration data-read response-end
- The second time is to read ADC data, specifically: start-read addressing-read response-[read ADC data-write response -] cyclic read

The second time sequence is as follows: through the above introduction, everyone should have an overall concept of how to drive PCF8591 for ADC sampling, and some details are the timing details of I2C communication, as shown below





Fig 8. A/D conversion sequence



Symbol	Parameter	Min	Тур	Max	Unit
I <sup>2</sup> C bus t	timing (see Figure 21)	[1]			
f <sub>SCL</sub>	SCL clock frequency	-	-	100	kHz
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	•	-	100	ns
t <sub>BUF</sub>	bus free time between a STOP and START condition	4.7	IWI	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition	4.7	-	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition	4.0	*	-	μS
t <sub>LOW</sub>	LOW period of the SCL clock	4.7		-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	-		μS
t <sub>r</sub>	rise time of both SDA and SCL signals	-	-	1.0	μs
t <sub>f</sub>	fall time of both SDA and SCL signals	-	-	0.3	μs
t <sub>SU;DAT</sub>	T data set-up time		-	-	μs
t <sub>HD;DAT</sub>	data hold time	0	12	-	μS
t <sub>VD;DAT</sub>	data valid time	-		3.4	μs
t <sub>su;sto</sub>	set-up time for STOP condition	4.0	-	2	μS

# ====Verilog code====

```
// >>>>>>>>> COPYRIGHT NOTICE < <<<<<<<<<<<<<<<<<<<<<<<
// -----
// Module: ADC I2C
/ /
// Author: Step
//
// Description: ADC I2C
//
// Web: www.stepfpga.com
//
// -----
// Code Revision History:
                    -----
// -----
// Version: |Mod. Date: |Changes Made:
// V1.1 |2016/10/30 |Initial ver
// -----
module ADC_I2C
(
      input
                                 clk in ,
                                                     //system clock
      input
                                 rst n in ,
                                            //system reset, low effective
      output
                                 scl_out ,
                                             //I2C bus SCL
                                             //I2C bus SDA
      inout
                                 sda out ,
                                             //ADC sampling completion flag
      output reg
                                 adc_done ,
      output reg
                   [7:0]
                                 adc data
                                              //ADC sampling data
);
                   CNT NUM =
      parameter
                                 15;
      localparam
                                 3'd0;
                   IDLE
      localparam
                   MAIN
                                 3'd1;
      localparam
                   START
                           =
                                 3'd2;
      localparam
                   WRITE
                                 3'd3;
      localparam
                   READ
                                 3'd4;
                           =
      localparam
                   STOP
                                 3'd5;
      //According to the PCF8591 datasheet, the I2C frequency is up to 100KHz.
      //We are going to use 4 beats to complete the transmission of 1bit data, so we need a
400KHz clock to trigger the
      design.//Use counter frequency division to generate 400KHz clock signal clk_400khz
      reg
                                       clk 400khz;
                    [9:0]
                                       cnt_400khz;
      reg
      always @ ( posedge clk in or negedge rst n in ) begin
             if (!rst n in ) begin
                   cnt_400khz <= 1 0'd0 ;</pre>
                   clk_400khz <= 1'b0;
             end else if (cnt 400khz>= CNT NUM - 1) begin
                   cnt_400khz <= 1 0'd0;
                   clk\ 400khz <= \sim clk\ 400khz;
             end else begin
                   cnt 400khz <= cnt 400khz + 1'b1;</pre>
             end
```

```
end
                        [7:0]
                                                 adc_data_r ;
        reg
                                                 scl_out_r ;
        reg
                                                 sda_out_r ;
        reg
                        [2:0]
                                                 cnt ;
        reg
                        [3:0]
        reg
                                                 cnt main ;
        reg
                        [7:0]
                                                 data_wr ;
                        [2:0]
                                                 cnt start ;
        reg
        reg
                        [2:0]
                                                 cnt write ;
                        [4:0]
                                                 cnt_read ;
        reg
                        [2:0]
        reg
                                                 cnt stop;
                        [2:0]
        reg
                                                 state;
        always @ ( posedge clk_400khz or negedge rst_n_in ) begin
                if (! rst n in ) begin
                                                 //If the button is reset, initialize the relev
ant data
                        scl_out_r <= 1'd1;
                        sda_out_r <= 1'd1;
                        cnt <= 1'b0;
                         cnt_main <= 4'd0;</pre>
                        cnt start <= 3'd0;</pre>
                        cnt_write <= 3'd0;</pre>
                        cnt read <= 5'd0;</pre>
                        cnt stop <= 1'd0 ;</pre>
                         adc_done <= 1'b0;</pre>
                        adc_data <= 1'b0;</pre>
                        state <= IDLE ;</pre>
                end else begin
                        case ( state )
                                 IDLE : begin
                                                 //Software self-reset, mainly used for process
ing after the program runs
                                                 scl out r < = 1'd1;
                                                 sda_out_r <= 1'd1;
                                                 cnt <= 1'b0;
                                                 cnt_main <= 4'd0;</pre>
                                                 cnt start <= 3'd0;</pre>
                                                 cnt_write<= 3'd0;</pre>
                                                 cnt read <= 5'd0;</pre>
                                                 cnt stop \leftarrow 1'd0;
                                                 adc done <= 1'b0;
                                                 state <= MAIN ;</pre>
                                         end
                                 MAIN : begin
                                                 if ( cnt_main >= 4'd6 ) cnt_main <= 4' d6 ;
//Control the sub-states in MAIN cnt_main
                                                 else cnt_main <= cnt_main + 1'b1;</pre>
                                                 case ( cnt_main )
                                                         4'd0 : beginstate <= START ; end
//START
                                                         4'd1 in I2C communication sequence :
begin data wr <= 8'h90 ; state <= WRITE ; end
                                                         //A0, A1, A2 are all connected to GND,
and the write address is 8'h90
```

```
4'd2 : begin data wr <= 8'h00 ; stat
                       //control byte is 8'h00, using channel 0 in 4-channel ADC
e <= WRITE; end
                                                      4'd3 : begin state <= STOP ; end
//I2C communication START
                                                      4'd4 in the sequence : begin state <=
START; end
               //STOP
                                                      4'd5 in I2C communication sequence :
begin data wr <= 8'h91; state <= WRITE; end
                                                      //A0 A1 A2 are connected to GND, and t
he read address is 8'h91
                                                      4'd6 : begin state <= READ ; adc_done
<= 1'b0; end
                   //Read ADC sampling data
                                                      4'd7 : begin state <= STOP ; adc_done
<= 1'b1; end
                      //STOP in I2C communication sequence, read Completion flag
                                                      4'd8 : begin state<= MAIN ; end
//Reserved state, do not execute
                                                      default : state <= IDLE ;</pre>
                                                                                    //If t
he program is out of control, enter IDLE self-reset state
                                               endcase
                                       end
                               START : begin
                                              //Start START in I2C communication sequence
                                               if ( cnt_start > = 3'd5 ) cnt_start <= 1'b0</pre>
;
       //Execute control of the sub-states in START cnt start
                                               else cnt_start <= cnt_start + 1'b1;</pre>
                                               case ( cnt start )
                                                       3'd0 : begin sda out r <= 1'b1 ;scl
out_r <= 1'b1; end
                                                       Pull SCL and SDA high and stay above
               begin sda_out_r \leftarrow 1'b1; scl_out_r \leftarrow 1'b1; end //clk_400khz 2.5us per
cycle, Two cycles are
                                                       required 3'd2:
                                                                              begin sda_out_
r \leftarrow 1'b0; end // SDA pulls down to SCL pulls down and stays above
                                                      4.0us 3'd3 :
                                                                     begin sda_out_r <=</pre>
            //clk 400khz every cycle 2.5us, two cycles are
1'b0 ; end
                                                       required 3'd4 :
                                                                              begin scl out
r <= 1'b0; end
                       //SCL pulls low and stays above
                                                      4.7us 3'd5:
                                                                      begin scl out r <=
1'b0; state <= MAIN; end //clk_400khz every cycle 2.5us, requires two cycles, return to
MATN
                                                       default : state <= IDLE ;</pre>
                                                                                     //If t
he program is out of control, enter the IDLE self-reset state
                                               endcase
                                       end
                               WRITE: begin //Write operation WRITE and corresponding judg
ment operation in I2C communication sequence ACK
                                               if ( cnt <= 3'd6 ) begin // A total of
8 bits of data need to be sent , Here control the number of cycles
                                                      if ( cnt_write >= 3'd3 ) begin cnt_w
rite <= 1'b0; cnt <= cnt + 1'b1; end
                                                      else begin cnt write <= cnt write +
1'b1 ; cnt <= cnt ; end
                                               end else begin
                                                       if ( cnt write >= 3'd7 ) begin cnt w
rite <= 1'b0; cnt <= 1'b0; end //Both variables are restored to their initial values
```

```
else begin cnt write <= cnt write +
1'b1 ;cnt <= cnt ; end
                                               end
                                               case ( cnt_write )
                                                       //Transmit data according to I2C timin
g
                                                       3'd0 : begin scl out r <= 1'b0 ; sda
out r <= data wr [ 7 - cnt ]; end //SCL is pulled low and controlled Bit
                                                       3'd1 corresponding to the SDA output :
begin scl out r <= 1'b1; end
                                     //SCL is pulled high and stay above
                                                       4.0us 3'd2 :
                                                                      begin scl_out_r <=</pre>
               //clk 400khz 2.5us per cycle, Need two cycles
                                                       3'd3 : begin scl_out_r <= 1'b0 ; en
       //SCL is pulled low, ready to send the next 1 bit of data
                                                      // Obtain the response signal from the
slave device and judge
                                                       3'd4 : begin sda out r <= 1'bz ; en
       // Release the SDA line and prepare to receive the response signal from the slave devi
d
ce.
                                                      3'd5: begin scl out r <= 1'b1; en
       //SCL is pulled high and stay above
                                                       4.0us 3'd6:
                                                                      begin if (sda out)
 state <= IDLE ; else state <= state ; end  //Get the response signal from the slave devic</pre>
e and judge
                                                       3'd7:
                                                              begin scl out r <= 1'b0; sta
te <= MAIN ; end
                       //SCL is pulled low and return to MAIN state
                                                       default : state <= IDLE ;</pre>
                                                                                     //If t
he program is out of control, enter IDLE self-reset state
                                               endcase
                                       end
                               READ : begin
                                               //I2C The read operation READ and the return A
CK operation in the communication sequence
                                               if (cnt <= 3'd6) begin
                                                                              //A total of 8
bits of data need to be received, and the number of cycles is controlled here
                                                      if (cnt read >= 3'd3) begin cnt re
ad <= 1 'b0; cnt <= cnt+ 1'b1; end
                                                      else begin cnt read <= cnt read +
1'b1; cnt <= cnt; end
                                               end else begin
                                                       if ( cnt_read >= 3'd7 ) begin cnt_re
ad <= 1'b0; cnt <= 1'b0; end
                                       //Both variables are restored to their initial values
                                                       else begin cnt read <= cnt read +
1'b1; cnt <= cnt; end
                                               end
                                               case ( cnt_read )
                                                       //According to the I2C timing to recei
ve data
                                                       3'd0 : begin scl out r <= 1'b0 ; sda
_out_r <= 1'bz; end //SCL pulls low, releases the SDA line, ready to receive data from the
device
                                                       3'd1 : begin scl_out_r <= 1'b1 ; en
       //SCL is pulled high and stay above
d
                                                      4.0us 3'd2:
                                                                      begin adc_data_r [ 7 -
```

```
cnt ] <= sda out ; end</pre>
                               //Read the data returned from the device
                                                       3'd3 : begin scl out r <= 1'b0 ; end
//SCL is pulled low, ready to receive the next 1bit of data
                                                       //Send response signal to the slave de
vice
                                                       3'd4 : begin sda out r <= 1'b0 ; adc
_done <= 1'b1; adc_data <= adc_data_r; end //Send response Signal, latch the previously r
eceived data
                                                       3'd5: begin scl out r <= 1'b1; en
       //SCL is pulled high and stay above
                                                       4.0us 3'd6:
                                                                       begin scl_out_r <=</pre>
1'b1; adc done <= 1'b0; end //SCL is pulled high, stay above
                                                                       begin scl out r<= 1'b
                                                       4.0us 3'd7 :
0 ; state <= MAIN ; end //SCL pulls low and returns to MAIN state
                                                       default : state <= IDLE ; //If t</pre>
he program is out of control, enter IDLE self-reset state
                                               endcase
                                       end
                               STOP : begin
                                               //I2C communication sequence The end of STOP
                                               if ( cnt stop >= 3'd5 ) cnt stop <= 1'b0 ;
//Control the sub-states in STOP cnt stop
                                               else cnt stop <= cnt stop + 1'b1;
                                               case ( cnt_stop )
                                                       3'd0 : beginsda out r <= 1'b0 ; end
// SDA pulls low, ready to STOP
                                                       3'd1 : begin sda_out_r <= 1'b0 ; en
       //SDA pulls low, ready to STOP
                                                       3'd2 : begin scl_out_r <= 1'b1 ; en</pre>
       //SCL advance SDA to raise 4.0us
d
                                                       3'd3 : begin scl_out_r <= 1'b1 ; en</pre>
       //SCL advance SDA to raise 4.0us
                                                       3'd4 : begin sda_out_r <= 1'b1 ; en
       //SDA raise
                                                       3 'd5 :
                                                                       begin sda out r <= 1'b
1 ; state <= MAIN ; end
                              //Complete STOP operation and return to MAIN state
                                                       default : state <= IDLE ;</pre>
                                                                                      //If t
he program is out of control, enter IDLE self-reset state
                                               endcase
                                       end
                               default :;
                       endcase
               end
        end
        assign scl_out = scl_out_r; //
        assign SCL port assign sda_out = sda_out_r; // assign SDA port
endmodule
```

#### summary

This section mainly explains the principle and software design of using I2C to drive the ADC function of PCF8591 . You need to create your own project while mastering, and generate FPGA configuration file loading test through the entire design process .

If you are not familiar with the use of Diamond software, please refer to here: Use of Diamond .

### Relevant information

Use STEP-MXO2 second generation of the PCF8591 ADC Driver: download link will be updated, the subsequent use of STEP-MAX10 of PCF8591 the ADC Driver: subsequent download link will be updated