
STEP FPGA drives temperature sensor DS18B20Z

In this section, we will use FPGA to drive the DS18B20Z single-bus temperature sensor on the backplane to collect temperature data.

====Hardware description====

DS18B20 is a temperature sensor chip commonly used in our daily design. It only needs a bus to realize communication. It is very convenient. Our STEP-BaseBoard has integrated temperature sensor DS18B20Z. Let's learn about it together. Hardware link and drive method.

DS18B20Z has only one bus, the hardware circuit is very simple, but you must remember that the bus needs to be pulled up, as shown in the figure below, a 10K pull-up resistor (the value of the pull-up resistor can be adjusted within a certain range) is connected to the bus, and we use FPGA To drive, remember to configure the FPGA corresponding pins for the same pull-up configuration. The important thing is said three times, bus pull-up, bus pull-up, bus pull-up. After talking about the hardware connection, let's briefly introduce how to drive (you need to refer to the data manual for more detailed information). Different functional requirements correspond to different register configurations. The operation cases implemented in this design are as follows. The following shows you the timing requirements of each link in the above case:



MASTER MODE DATA (LSB FIRST)		COMMENTS				
Tx	Reset	Master issues reset pulse.				
Rx	Presence	DS18B20 responds with presence pulse.				
Tx	CCh	Master issues Skip ROM command.				
Tx	44h	Master issues Convert T command.				
Tx	Reset	Master issues reset pulse.				
Rx	Presence	DS18B20 responds with presence pulse.				
Tx	CCh	Master issues Skip ROM command.				
Tx	BEh	Master issues Read Scratchpad command.				
Rx	2 data Byte	Master reads temperature data of scratchpad.				

Figure 13. Initialization Timing





Figure 14. Read/Write Time Slot Timing Diagram



DS18B20

CONFIGURATION REGISTER

Byte 4 of the scratchpad memory contains the configuration register, which is organized as illustrated in Figure 8. The user can set the conversion resolution of the DS18B20 using the R0 and R1 bits in this register as shown in Table 2. The power-up default of these bits is R0 = 1 and R1 = 1 (12-bit resolution). Note that there is a direct tradeoff between resolution and conversion time. Bit 7 and bits 0 to 4 in the configuration register are reserved for internal use by the device and cannot be overwritten.

Figure 8. Configuration Register

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	T				I		

Table 2. Thermometer Resolution Configuration

R1	R0	RESOLUTION (BITS)		VERSION ME	
0	0	9	93.75ms	(t _{CONV} /8)	- 由野江 東田10-k;+銀折
0	1	10	187.5ms	(t _{CONV} /4)	上电默认采用12-bit解析, 温度转换时间为 750ms
1	0	11	375ms	(t _{CONV} /2)	<i>*</i>
1	1	12	750ms	(t _{CONV})	

Figure 2. Temperature Register Format

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LS BYTE	2 ³	2 ²	21	20	2-1	2-2	2 ⁻³	2-4
	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8
MS BYTE	S	S	S	S	S	2 ⁶	2 ⁵	2 ⁴

Table 1. Temperature/Data Relationship

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	DIGITAL OUTPUT (HEX)
+125	0000 0111 1101 0000	07D0h
+85*	0000 0101 0101 0000	0550h
+25.0625	0000 0001 1001 0001	0191h
+10.125	0000 0000 1010 0010	00A2h
+0.5	0000 0000 0000 1000	0008h
0	0000 0000 0000 0000	0000h
-0.5	1111 1111 1111 1000	FFF8h
-10.125	1111 1111 0101 1110	FF5Eh
-25.0625	1111 1110 0110 1111	FE6Fh
-55	1111 1100 1001 0000	FC90h

```
// >>>>>>>>> COPYRIGHT NOTICE < <<<<<<<<<<<<<<<<<
// Module:DS18B20Z
/ /
// Author: Step
//
// Description: Drive DS18B20Z to get temperature code
//
// Web: www.stepfpga.com
//
// -----
// Code Revision History:
// -----
// Version: |Mod. Date:|Changes Made:
// V1.0 |2015/11/11 |Initial ver
// -----
module DS18B20Z
(
       input
                                  clk in ,
                                                              //system clock
       input
                                                      //system reset, low effective
                                  rst n in ,
       inout
                                  one_wire ,
                                                       //DS18B20Z sensor single bus,
Bidirectional pin
      output reg
                   [ 15 : 0 ]
                                  data out
                                                       //DS18B20Z effective temperat
ure data output
);
       /*
       This design obtains temperature data by driving the DS18B20Z chip,
       Need to understand how the inout type interface realizes two-way communication,
       Various delays and register instruction operations are involved in the middle. The com
ment part is for a brief description. For more details, please refer to the data sheet
       */
       localparam
                    IDLE
                                  3'd0;
       localparam
                    MAIN
                                  3'd1;
       localparam
                    INIT
                                  3'd2;
       localparam
                    WRITE
                                  3'd3;
       localparam
                    READ
                                  3'd4;
       localparam
                    DELAY
                                  3'd5;
       //Counter divides to generate 1MHz clock signal
       reg
                                         clk 1mhz;
       reg
                    [2:0]
                                         cnt 1mhz;
       always @ ( posedge clk_in or negedge rst_n_in ) begin
             if ( ! Rst_n_in ) begin
                    cnt 1mhz <= 3'd0 ;</pre>
                    clk_1mhz <= 1'b0;
             end else if (cnt 1mhz >= 3'd5) begin
                    cnt_1mhz <= 3'd0;</pre>
                    clk 1mhz <= ~ clk 1mhz ; //Generate 1MHz frequency divider
             end else begin
```

```
cnt 1mhz <= cnt 1mhz + 1'b1 ;</pre>
                end
        end
                         [2:0]
        reg
                                                  cnt ;
                                                  one wire buffer;
        reg
        reg
                         [3:0]
                                                  cnt main ;
        reg
                         [7:0]
                                                  data wr ;
                         [7:0]
                                                  data wr buffer;
        reg
        reg
                         [2:0]
                                                  cnt init;
                         [ 19 : 0 ]
                                                  cnt_delay ;
        reg
        reg
                         [ 19: 0 ]
                                                  num delay ;
        reg
                         [ 3 : 0 ]
                                                  cnt_write;
                         [2:0]
                                                  cnt read;
        reg
                         [ 15 : 0 ]
                                                  temperature;
        reg
        reg
                         [7:0]
                                                  temperature buffer;
                         [2:0]
                                                  state = IDLE ;
        reg
                         [2:0]
                                                  state back= IDLE ;
        reg
        //Use a 1MHz clock signal to trigger the function of the following state machine
        always @ ( posedge clk 1mhz or negedge rst n in ) begin
                 if ( ! Rst_n_in ) begin
                         state <= IDLE ;</pre>
                         state_back <= IDLE ;</pre>
                         cnt <= 1'b0;
                         cnt main <= 1'b0;</pre>
                         cnt_init <= 1'b0;</pre>
                         cnt write <= 1'b0;</pre>
                         cnt_read <= 1'b0;</pre>
                         cnt delay <= 1'b0 ;</pre>
                         one_wire_buffer <= 1'bz ;</pre>
                         temperature <= 1 6'h0;</pre>
                end else begin
                         case ( state )
                                 IDLE : begin
                                                           //IDLE state, the soft reset function
 of the program design, all state abnormalities will jump At this state
                                                  state <= MAIN ;</pre>
                                                                           //soft reset is comple
ted, the MAIN state that jumped to work
                                                  again state_back <= MAIN ;</pre>
                                                  cnt <= 1'b0;
                                                  cnt main <= 1'b0;</pre>
                                                  cnt init <= 1'b0;</pre>
                                                  cnt write <= 1'b0;</pre>
                                                  cnt_read <= 1'b0;</pre>
                                                  cnt delay <= 1'b0;</pre>
                                                  one_wire_buffer <= 1'bz ;</pre>
                                          end
                                 MAIN : begin
                                                           //MAIN state control state machine jum
ps between different states to achieve complete temperature Data collection
                                                  if ( cnt_main >= 4'd11 ) cnt_main <= 1'b0 ;</pre>
                                                  else cnt main <= cnt main + 1'b1;</pre>
                                                  case ( cnt_main )
                                                           4'd0 : begin state<= INIT ; end
//Jump to INIT state to reset and verify the chip
```

```
4'd1 : begin data wr <= 8'hcc ; stat
                      //The master device issues a jump ROM instruction
e <= WRITE; end
                                                     4'd2 : begin data_wr <= 8'h44 ; stat
e <= WRITE ; end
                      //The main device issues a temperature conversion command
                                                     4'd3 : begin num delay <= 2 0'd75000
0 ; state <= DELAY ; state back <= MAIN ; end //Delay 750ms for the conversion to complete
                                                    4'd4 : begin state <= INIT ; end
//Jump to INIT state to reset and verify the chip
                                                    4'd5 : begin data wr <= 8'hcc ; stat
e <= WRITE; end
                      //The master sends a jump ROM Command
                                                     4'd6 : begin data wr <= 8'hbe ; stat
e <= WRITE; end
                      //The master device issues a temperature reading command
                                                    4'd7 : begin state <= READ ; end
//Jump to READ state for single-bus data reading
                                                    4'd8 : begin temperature [ 7 : 0 ] <
= temperature buffer; end // The lower 8 bits are read first data
                                                    4'd9 : begin state <= READ ; end
//Jump to READ state for single-bus data reading
                                                    4'd10 : begin temperature [ 15 : 8 ]
<= temperature buffer ; end  // The next read is high 8 data</pre>
                                                     4'd11 : begin state <= IDLE ; data ou
t <= temperature; end
                             //Output the complete temperature data and repeat all the abov
e operations
                                                     default : state <= IDLE ;</pre>
                                             endcase
                                     end
                              INIT : begin
                                                    //The reset state of DS18B20Z is compl
eted And verification function
                                             if ( cnt init >= 3'd6 ) cnt init <= 1'b0;
                                             else cnt init <= cnt init + 1'b1;
                                             case ( cnt init )
                                                     3'd0: begin one wire buffer <= 1'b0
; end //single bus reset pulse pull down
                                                     3'd1 : begin num_delay <= 2 0'd500 ;</pre>
                                             //reset pulse stay low for 500us Time
state <= DELAY ; state back <= INIT ; end</pre>
                                                     3'd2 : begin one wire buffer <= 1'bz
; end //Single bus reset pulse release, automatic pull up
                                                     3'd3 : begin num delay <= 2 0'd100 ;
state <= DELAY ;state_back <= INIT ; end</pre>
                                             //Reset pulse keeps releasing for 100us time
                                                     3'd4: begin if (one wire) state <
                                  // Determine whether to continue according to the dete
= IDLE ; else state <= INIT ; end
ction result of the existence of single bus
                                                     3'd5 : begin num_delay <= 2 0'd400 ;
ase 400us time
                                                     3'd6 : begin state <= MAIN; end
//INIT state operation is complete, return to MAIN state
                                                     default : state <= IDLE ;</pre>
                                             endcase
```

end

```
//Write operation according to DS18B20
                               WRITE : begin
Z chip single bus timing
                                              if ( cnt <= 3'd6 ) begin
                                                                            //Total need t
o send 8bit data, here control the number of cycles
                                                      if (cnt write >= 4'd6) begin cnt w
rite <= 1'b1; cnt <= cnt + 1'b1; end
                                                      else begin cnt write <= cnt write +
1'b1; cnt <= cnt; end
                                              end else begin
                                                      if ( cnt_write >= 4'd8 ) begin cnt_w
rite <= 1'b0; cnt <= 1'b0; end // Both variables are restored to their initial values
                                                      else begin cnt_write <= cnt_write +
1'b1; cnt <= cnt; end
                                              end
                                              //For cnt write in WRITE state, the execution
 process is: 0;[1~6]*8;7;8;
                                              case ( cnt_write )
                                                      //lock data_wr
                                                      4'd0: begin data wr buffer <= data wr
; end //buffer the data that needs to be written
                                                      //send 1bit data in 60~120us, refer to
data manual
                                                      4'd1 : begin one wire buffer <= 1'b0
; end //bus
                                                      Pull down 4'd2 : begin num delay <=
2 0'd2; state <= DELAY; state back <= WRITE; end
                                                      //Delay for 2us time, guarantee within
                                                      15us 4'd3 : begin one wire buffer <=
data wr buffer [ cnt ] ; end //Send the lowest bit of data first
                                                      4'd4 : begin num_delay <= 2 0'd80 ;
 state <= DELAY ; state back <= WRITE ; end</pre>
                                              // Delay 80us time
                                                      4'd5 : begin one_wire_buffer <= 1'bz
; end //Bus release
                                                      4'd6 : begin num delay <= 2 0'd2 ; s
tate <= DELAY ; state back <= WRITE ; end
                                              //delay 2us time
                                                      //back to main
                                                      4'd7 : begin num_delay <= 2 0'd80 ;
                                              //delay 80us time
 state <= DELAY ; state_back <= WRITE ; end</pre>
                                                      4'd8 : begin state <= MAIN ; end
//return to MAIN state
                                                      default : state < = IDLE ;</pre>
                                              endcase
                                       end
                               READ : begin
                                                      //Read operation according to DS18B20Z
chip single bus timing
                                               if ( cnt <= 3'd6 ) begin
                                                                            // A total of
8bit data needs to be received, here is the number of cycles to control
                                                      if( cnt_read >= 3'd5 ) begin cnt_rea
d <= 1'b0; cnt <= cnt + 1'b1; end</pre>
                                                      else begin cnt read <= cnt read +
1'b1; cnt <= cnt; end
                                              end else begin
                                                      if ( cnt_read > = 3'd6 ) begin cnt_r
```

```
//Both variables are restored to their initial values
ead <= 1'b0; cnt <= 1'b0; end
                                                     else begin cnt read <= cnt read + 1'b
1 : cnt <= cnt : end
                                             end
                                             case ( cnt read )
                                                     //The time to read 1bit data is betwee
n 60~120us, and the data will be read within 15us after the bus is pulled down, refer to the d
ata manual
                                                     3'd0 : begin one wire buffer <= 1'b0
; end //Bus pull down
                                                     3'd1 : begin num_delay <= 2 0'd2 ; s</pre>
tate <= DELAY; state back <= READ; end
                                             //delay 2us time
                                                     3' d2 : begin one_wire_buffer <= 1'bz</pre>
; end //Bus release
                                                     3'd3 : begin num delay <= 2 0'd5 ; s
tate <= DELAY ; state back <= READ ; end</pre>
                                             //delay 5us time
                                                     3'd4 : begin temperature buffer [ cnt
3'd5 first : begin num_delay <= 2</pre>
0'd60; state <= DELAY; state back <= READ; end
                                                     //Delay 60us time
                                                     //back to main
                                                     3'd6 : begin state <= MAIN ; end
//Return to MAIN state
                                                     default : state <= IDLE ;</pre>
                                             endcase
                                      end
                                                     //Delay Control
                              DELAY: begin
                                                                                    // Del
                                              if ( cnt_delay >= num_delay ) begin
ay control, the delay time is specified by num delay
                                                     cnt_delay <= 1'b0;</pre>
                                                     state <= state back ; //Many states</pre>
 need delay, which state to return after delay is specified by state_back
                                             end else cnt delay <= cnt delay + 1'b1;</pre>
                                      end
                       endcase
               end
       end
       assign one wire = one wire buffer;
endmodule
```

====Summary====

This section mainly explains the driving method and software implementation of DS18B20Z for everyone. You need to create a project yourself while mastering it, and generate FPGA configuration file loading test through the entire design process.

If you are not familiar with the use of Diamond software, please refer to here: Use of Diamond .

====Related Information====

Use STEP-MXO2 second generation based DS18B20Z thermometer design process: subsequent download link will be updated

using the STEP-MAX10 based DS18B20Z thermometer design process: subsequent download link will be updated