





Joint ICTP-IAEA School on FPGAbased SoC and its Applications to Nuclear and Scientific Instrumentation

High-level Synthesis

Fernando Rincón

University of Castilla-La Mancha fernando.rincon@uclm.es






Contents

- What is High-level Synthesis?
- Why HLS?
- How Does it Work?
- HLS Coding
- An example: Matrix Multiplication
 - Design analysis
- Validation Flow
- RTL Export
- IP Integration
- Software Drivers
- HLS Libraries

- Let's design a FIR filter
- First decisions:
 - Define the interface
 - types for x, y and h
 - h provided through a ROM, a register file?
 - Define the architecture:
 - Finite state machine
 - Number of states
 - Datapath
 - Type of multipliers and adders (latencies may affect number of states)
 - Bit-size of the resources
- Then write RTL code (Verilog or VHDL)
- And also a RTL testbench



```
ARCHITECTURE behavior OF fir filter IS
  SIGNAL coeff int
                       : coefficient array;
  SIGNAL data pipeline : data array;
  SIGNAL products
                       : product array;
BEGIN
  PROCESS(clk, reset n)
    VARIABLE sum : SIGNED((data width + coeff width +
                           integer(ceil(log2(real(taps)))) - 1) DOWNTO 0);
  BEGIN
    IF(reset n = '0') THEN
      data pipeline <= (OTHERS => (OTHERS => '0'));
      coeff int <= (OTHERS => (OTHERS => '0'));
      result <= (OTHERS => '0');
    ELSIF(clk'EVENT AND clk = '1') THEN
      coeff int <= coefficients;</pre>
      data pipeline <= SIGNED(data) & data pipeline(0 To taps-2);</pre>
      sum := (OTHERS => '0');
      FOR i IN 0 TO taps-1 LOOP
        sum := sum(+)roducts(i);
      END LOOP:
      result <= STD LOGIC VECTOR(sum);
    END IF;
  END PROCESS:
  product calc: FOR i IN 0 TO taps-1-GEMÉRATE
    products(i) <= data_pipeline(i)(*)SIGNED(coeff int(i));</pre>
  END GENERATE:
END behavior;
```


One possible implementation

Data types and structure can Be generalized up to a certain point

Operations are assumed to be Solved in one clock cycle


I/O interface should later be wrapped for the appropriate bus


The design choice is already made



What is High-level Synthesis?

Compilation of behavioral algorithms into RTL descriptions





Vivado RTL-Based Design Vivado C and IP-Based Design HLS & C C Based IP This is what it Libraries boost productivity System IPI & IP 20% time in design Integration RTL Sub-systems Evolution Impl Automated 80% Hino making it work Closure Syn,P&R First Design 10X-15X Faster Derivative Design 40X Faster Verification / 0.7 - 1.2XTypical QoR Closure **Video Design Example** RTL (Spec) RTL (Sim) Input C Simulation Time **RTL Simulation Time** Improvement

~12000x

~2 days

(ModelSim)

10s

10 frames

1280x720

RTL (Sim)

(Spec/Sim

- Need for productivity boosting at design level
 - Fast Design Space Exploration
 - Reduce Time-to-market
 - Trend to use FPGAs as Hw accelerators
- Electronic System Level Design is based in
 - Hw/Sw Co-design
 - SystemC / SystemVerilog / C++
 - Transaction-Level Modelling
 - One common C-based description of the system
 - Iterative refinement
 - Integration of models at a very different level of abstraction
 - But need an efficient way to get to the silicon (HLS)
- Rising the level of abstraction enables Sw programmers to have access to silicon

HLS Benefits

Design Space Exploration

- Early estimation of main design variables: latency, performance, consumption
 - Would imply endless recoding in VHDL or Verilog
- Can be targeted to different technologies

Verification

- Reuse of C-based testbenches
- Can be complemented with formal verification

Reuse

- Higher abstraction provides better reuse opportunities
- Cores can be exported to different bus technologies
- Vitis HLS provides a number of HLS libraries:
 - Vision, finances, hpc, ...

Design Space Exploration

```
...
  loop: for (i=3;i>=0;i--) {
    if (i==0) {
       acc+=x*c[0];
       shift_reg[0]=x;
    } else {
       shift_reg[i]=shift_reg[i-1];
       acc+=shift_reg[i]*c[i];
    }
}
```

Same hardware is used for each loop iteration:


- Small area
- Long latency
- Low throughput


Different hardware for each loop iteration:


- Higher area
- Short latency
- Better throughput

Different iterations executed concurrently:

- Higher area
- Short latency
- Best throughput








How Does it Work? - Scheduling & Binding

- Scheduling and Binding are at the heart of HLS
- Scheduling determines in which clock cycle an operation will occur
 - Takes into account the control, dataflow and user directives
 - The allocation of resources can be constrained
- Binding determines which library cell is used for each operation
 - Takes into account component delays, user directives, ...



How Does it Work? - Scheduling

Operations are mapped into clock cycles, depending on timing,

resources, user directives, ...


Internal representation to expose parallelism (directed acyclic graph)


When a faster technology or slower clock ...

Schedule 2 * + * -


How Does it Work? - Allocation & Binding

Operations are assigned to available functional units in the library






How Does it Work? - Control Extraction



How does it work? - Datapath Extraction


Code Operations



FIR C code example ..

Operations are extracted...

Control & Datapath Behavior





A unified control dataflow behavior is created.

Scheduling + Binding

Vitis HLS

High-level Synthesis Suite from Xilinx





Source Code: Language Support

- Vivado HLS supports C, C++, SystemC and OpenCL API C kernel
 - Provided it is statically defined at compile time
 - Default extensions: .c for C / .cpp for C++ & SystemC
- Modeling with bit-accuracy
 - Supports arbitrary precision types for all input languages
 - Allowing the exact bit-widths to be modeled and synthesized
- Floating point support
 - Support for the use of float and double in the code
- Support for OpenCV functions
 - Enable migration of OpenCV designs into Xilinx FPGA
 - Libraries target real-time full HD video processing

Source Code: Key Attributes

Only one top-level function is allowed

```
void fir
  coef_t c[4],
  data_t x
  static data_t shift_reg[4];
  acc_t acc;
  loop: for (i=3;i>=0;i-
    if (1==0) {
      acc+=x*c[0];
      shift_reg[0]=x;
      else {
      shift_reg[i]=shift_reg[i-1];
      acc+=shift_reg[i]
                              c[i];
  *y=acc;
```

Functions: Represent the design hierarchy

Top Level IO: Top-level arguments determine

Interface ports

Types: Type influences area and performance

Loops: Their scheduling has major impact on

area and performance

Arrays: Mapped into memory. May become main

performance bottlenecks

Operators: Can be shared or replicated to meet

performance


Functions & RTL Hierarchy

- Each function is translated into an RTL block.
- Can be shared or inlined (dissolved)

Source Code

```
void A() { ..body A..}
void B() { ..body B..}
void C() {
      B();
void D() {
      B();
                    my_code.c
void foo_top()
      A(...);
      C(...);
      D (...)
```

RTL hierarchy



Operator Types

They define the size of the hardware used

Standard C Types

- Integers:
 - long long => 64 bits
 - int => 32 bits
 - **short** => 16 bits
- Characters:
 - char => 8 bits
- Floating Point
 - Float => 32 bits
 - Double => 64 bits

Arbitrary Precission Types

- C
 - ap(u) int => (1-1024)
- C++:
 - ap_(u)int => (1-1024)
 - ap_fixed
- C++ / SystemC:
 - sc_(u)int => (1-1024)
 - sc_fixed

Loops


Rolled by default

- Each iteration implemented in the same state
- Each iteration implemented with the same resources



```
void foo_top (...) {
    ...
Add: for (i=3;i>=0;i--) {
        b = a[i] + b;
    ...
}
```






- Loops can be unrolled if their indexes are statically determinable at elaboration time
 - Not when the number of iterations is variable
 - Result in more elements to schedule but greater operator mobility


Data Dependencies: Good

- Example of good mobility
 - The read on data port X can occur anywhere from the start to iteration 4
 - The only constraint on RDx is that it occur before the final multiplication
 - Vivado HLS has a lot of freedom with this operation
 - It waits until the read is required, saving a register
 - Input reads can be optionally registered




Data Dependencies: Bad

- The final multiplication must occur before the read and final addition
- Loops are rolled by default
 - Each iteration cannot start till the previous iteration completes
 - The final multiplication (in iteration 4) must wait for earlier iterations to complete
- The structure of the code is forcing a particular schedule
 - There is little mobility for most operations




Arrays

- By default implemeted as RAM
 - Dual port if performance can be improved otherwise Single Port RAM
 - optionally as a FIFO or registers bank
- Can be targeted to any memory resource in the library
- Can be merged with other arrays and reconfigured
- Arrays can be partitioned into individual elements
 - Implemented as smaller RAMs or registers



Top-Level IO Ports



An example: Matrix Multiplication

Solution 1: naive implementation (no optimization)

```
typedef int mat a t;
typedef int mat_b_t;
                                 3x3 square matrixes
Typedef int result_t;
void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result t res[MAT A ROWS][MAT B COLS])
    // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {
    // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {
        // Inner product of a row of A and <u>col</u> of B
        res[i][j] = 0;
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
            res[i][j] += a[i][k] * b[k][j];
```

Clock cycle: 8.50 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval
Row	132	44	3	0
Col	42	14	3	0
Product	12	4	3	0

Resources	BRAM	DSP	FF	LUT
Total	0	3	158	271



Schedule Viewer


Perspective for design analysis

Module hierarchy


Hierarchical summary And navigation

Performance Profile

Hw resources Latencies + Intervals




Schedule Viewer



Guidance

Outlines the main problems and proposes solutions



MM Pipelined version


Solution 2: pipelining

```
void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
   mat b t b [MAT B ROWS] [MAT B COLS],
    result t res[MAT A ROWS][MAT B COLS])
    // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
    // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {
        // Inner product of a row of A and col of B
        res[i][j] = 0;
        Product: for(int k = 0: k < MAT_B_ROWS; k++) {
            #pragma HLS PIPELINE
            res[i][j] += a[i][k] * b[k][j];
```

Clock cycle: 8.50 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval
Row_col	99	11	9	1
Product	7	4	3	2

Resources	BRAM	DSP	FF	LUT	
Total	0	3	137	322	



MM Custom bit size

Solution 3: 10 bit inputs

```
typedef ap int<18> mat a t;
Typedef ap_int<18> mat_b_t;
typedef ap_int<18> result_t;
void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
   mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result_t res[MAT_A_ROWS][MAT_B_COLS])
   // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {
    // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {
        // Inner product of a row of A and col of B
        res[i][j] = 0;
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
            #pragma HLS PIPELINE II=2
            res[i][j] += a[i][k] * b[k][j];
```

Clock cycle: 8.50 ns


Loop	Latency	Iteration latency	Trip count	Initiation interval
Row_col	99	11	9	1
Product	7	4	3	2


Resources	BRAM	DSP	FF	LUT	
Total	0	3	137	322	



MM Array Partition

Solution 4: fully partition a & b





Loop	Latency	Iteration latency	Trip count	Initiation interval
Row_col	81	9	9	1
Product	6	3	3	2

Resources	BRAM	DSP	FF	LUT
Total	0	1	64	243



MM Floating-Point

Solution 5: floating point

```
typedef float mat_a_t;
Typedef float mat b t;
typedef float result_t;
void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result_t res[MAT_A_ROWS][MAT_B_COLS])
    // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
    // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {</pre>
        // Inner product of a row of A and col of B
        res[i][j] = 0;
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
            #pragma HLS PIPELINE II=2
            res[i][j] += a[i][k] * b[k][j];
```

Clock cycle: 7.96 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval
Row_col	216	24	9	0
Product	20	11	3	5

Resources	BRAM	DSP	FF	LUT	
Total	0	5	489	1002	



MM Interface Synthesis

Function activation interface

Can be disabled ap_control_none

Synthesized memory ports

Also dual-ported

In the array partitioned Version, 3 mem ports. One per partial product

RTL ports	dir	bits	Protocol	C Type
ap_clk	in	1	ap_ctrl_hs	return value
ap_rst	in	1	ap_ctrl_hs	return value
ap_start	in	1	ap_ctrl_hs	return value
ap_done	out	1	ap_ctrl_hs	return value
ap_idle	out	1	ap_ctrl_hs	return value
ap_ready	out	1	ap_ctrl_hs	return value
in_a_address0	out	8	ap_memory	array
in_a_ce0	out	1	ap_memory	array
in_a_q0	in	32	ap_memory	array
in_b_address0	out	8	ap_memory	array
in_b_ce0	out	1	ap_memory	array
in_b_q0	in	32	ap_memory	array
in_c_address0	out	8	ap_memory	array
in_c_ce0	out	1	ap_memory	array
in_c_we0	out	1	ap_memory	array
in_c_d0	out	32	ap_memory	array


Interface synthesis

- I/O ports can be mapped to different bus interfaces
- Let's map the MM to an AXI Lite bus
 - #pragma HSL INTERFACE s_axilite port=a bundle=myBus
 - The bundle is used to group more than one port into the same bus

RTL ports	dir	bits	Protocol	RTL ports	dir	bits	Protocol
ap_clk	in	1	ap_ctrl_hs	s_axi_myBus_WSTRB	in	4	s_axi
ap_rst_n	in	1	ap_ctrl_hs	s_axi_myBus_ARVALID	in	1	s_axi
ap_start	in	1	ap_ctrl_hs	s_axi_myBus_ARREADY	out	1	s_axi
ap_done	out	1	ap_ctrl_hs	s_axi_myBus_ARADDR	in	8	s_axi
ap_idle	out	1	ap_ctrl_hs	s_axi_myBus_RVALID	out	1	s_axi
ap_ready	out	1	ap_ctrl_hs	s_axi_myBus_RREADY	in	1	s_axi
s_axi_myBus_AWVALID	in	1	s_axi	s_axi_myBus_RDATA	out	32	s_axi
s_axi_myBus_AWREADY	out	1	s_axi	s_axi_myBus_RRESP	out	2	s_axi
s_axi_myBus_AWADDR	in	1	s_axi	s_axi_myBus_BVALID	out	1	s_axi
s_axi_myBus_WVALID	in	1	s_axi	s_axi_myBus_BREADY	in	1	s_axi
s_axi_myBus_WREADY	out	1	s_axi	s_axi_myBus_BRESP	out	2	s_axi
s_axi_myBus_WDATA	in	32	s_axi				

Validation Flow

- Two steps for design verification
 - Before synthesis
 - After synthesis
- Pre-synthesis: C Validation
 - Validate the algorithm is correct
- Post-synthesis: RTL Verification
 - Verify the RTL is correct
- C validation
 - A HUGE reason to use HLS
 - Fast, free verification
 - Validate the algorithm is correct before synthesis
 - Follow the test bench tips given over
- RTL Verification
 - Vivado HLS can co-simulate the RTL with the original test bench



Test benches

- The test bench should be in a separate file
- Or excluded from synthesis
 - The Macro __SYNTHESIS__ can be used to isolate code which will not be synthesized

Design to be synthesized

Test Bench

Nothing in this ifndef will be read by Vivado HLS

```
// test.c
#include <stdio.h>
void test (int d[10]) {
  int acc = 0;
  int i;
  for (i=0; i<10; i++) {
    acc += d[i];
   d[i] = acc;
#ifndef __SYNTHESIS__
int main () {
 int d[10], i;
 for (i=0; i<10; i++) {
    d[i] = i;
  test(d);
  for (i=0; i<10; i++) {
    printf("%d %d\n", i, d[i]);
  return 0;
#endif
```


Test benches: ideal test bench

- Self checking
 - RTL verification will re-use the C test bench
 - If the test bench is self-checking
 - Allows RTL Verification to be run without a requirement to check the results again
- RTL verification "passes" if the test bench return value is 0 (zero)

```
int main () {

// Compare results
int ret = system("diff --brief -w output.dat output.golden.dat");
if (ret != 0) {
    printf("Test failed !!!\n", ret); return 1;
} else {
    printf("Test passed !\n", ret); return 0;
}
```

RTL Export



RTL output in Verilog, VHDL and SystemC

Scripts created for RTL synthesis tools


RTL Export to IP-XACT, SysGen, and Pcore formats

IP-XACT and SysGen => Vivado HLS for 7 Series and Zynq families

PCore => Only Vivado HLS Standalone for all families


IP integration

Exported cores can be directly integrated in Vivado




Software Drivers

And both drivers for baremetal and User Space linux are generated




HLS Libraries

- Vitis accelerated libraries
 - Valid for classic Vivado flow
 - Compatible with the new OpenCL-based flow




An example: Vision libraries

- Based on the OpenCV standard
- Big number of OpenCV operations available for synthesis
- Full OpenCV for test
- Interface synthesis for common Xilinx bus interfaces



An example: Vision libraries

Difference of Gaussian Filter



```
void gaussiandiference(ap_uint<PTR_WIDTH>* img_in, float sigma, ap_uint<PTR_WIDTH>* img_out, int rows, int cols) {
                                                   offset=slave bundle=gmem0
#pragma HLS INTERFACE m_axi
                                port=img_in
#pragma HLS INTERFACE m_axi
                                port=img_out
                                                    offset=slave bundle=gmem1
#pragma HLS INTERFACE s_axilite port=sigma
   #pragma HLS INTERFACE s_axilite port=rows
   #pragma HLS INTERFACE s axilite port=cols
#pragma HLS INTERFACE s_axilite port=return
xf::cv::Mat<TYPE, HEIGHT, WIDTH, NPC1> imgInput(rows, cols);
xf::cv::Mat<TYPE, HEIGHT, WIDTH, NPC1> imgin1(rows, cols);
xf::cv::Mat<TYPE, HEIGHT, WIDTH, NPC1> imgin2(rows, cols);
xf::cv::Mat<TYPE, HEIGHT, WIDTH, NPC1, 15360> imgin3(rows, cols);
xf::cv::Mat<TYPE, HEIGHT, WIDTH, NPC1> imgin4(rows, cols);
xf::cv::Mat<TYPE, HEIGHT, WIDTH, NPC1> imgOutput(rows, cols);
#pragma HLS DATAFLOW
// Retrieve xf::cv::Mat objects from img_in data:
xf::cv::Array2xfMat<PTR WIDTH, TYPE, HEIGHT, WIDTH, NPC1>(img in, imgInput);
// Run xfOpenCV kernel:
xf::cv::GaussianBlur<FILTER_WIDTH, XF_BORDER_CONSTANT, TYPE, HEIGHT, WIDTH, NPC1>(imgInput, imgin1, sigma);
xf::cv::duplicateMat<TYPE, HEIGHT, WIDTH, NPC1, 15360>(imgin1, imgin2, imgin3);
xf::cv::GaussianBlur<FILTER_WIDTH, XF_BORDER_CONSTANT, TYPE, HEIGHT, WIDTH, NPC1>(imgin2, imgin4, sigma);
xf::cv::subtract<XF_CONVERT_POLICY_SATURATE, TYPE, HEIGHT, WIDTH, NPC1, 15360>(imgin3, imgin4, img0utput);
// Convert output xf::cv::Mat object to output array:
xf::cv::xfMat2Array<PTR_WIDTH, TYPE, HEIGHT, WIDTH, NPC1>(imgOutput, img_out);
return;
   } // End of kernel
```

References

- M. Fingeroff, "High-Level Synthesis Blue Book", X libris Corporation, 2010
- P. Coussy, A. Morawiec, "High-Level Synthesis: from Algorithm to Digital Circuit", Springer, 2008
- "High-Level Synthesis Flow on Zynq" Course materials from the Xilinx University Program, 2016