



Universidade do MinhoEscola de Engenharia

Fábio Oliveira, PG50363 Vitor Ferreira, PG50802

8051 Microcontroller - FPGA Implementation

Master's in Industrial Electronics and Computers Engineering

Embedded Systems

Professor: **Adriano Tavares**

January, 2022

List of Figures

1	8051 Architecture
2	Memory organization
3	On-chip data Memory
4	Full circuit
5	Program Counter diagram
6	Instruction Register diagram
7	Accumulator diagram
8	PSW diagram
9	ALU diagram
10	state diagram control unit
11	execute state for each instruction
12	RAM diagram
13	Register Bank
14	ROM diagram
15	TIMER0 diagram
16	Interrupt Controller diagram
17	Simulation Waveform
18	Simulation Waveform
19	Simulation Waveform
20	Simulation Waveform
21	Simulation Waveform
22	Simulation Waveform
23	Simulation Waveform
24	Simulation Waveform
25	Simulation Waveform
26	Simulation Waveform
27	Simulation Waveform
28	Simulation Waveform
29	Simulation Waveform
30	Simulation Waveform
31	Simulation Waveform

List of Tables

1	3 /r ·	C	1	. 1							-1	_
1	Mapping	of states	to control	signals	 						- 1	O

Contents

1	Int r 1.1	oducti Requir	ion rements	1
2	805	1 Arch	itecture Overview	1
_	2.1		iew of 8051 Microcontroller	
	2.2		nip Memory Organization	
n	T4		C-4	4
3		ruction		4
	3.1		Transfer Instructions	
		3.1.1	MOV A. P.	
		3.1.2	MOV A, Rn	
		3.1.3	MOV direct, Rn	
		3.1.4	MOV Rn, A	
		3.1.5	MOV A, #immediate	
		3.1.6	MOV A, direct	
		3.1.7	MOV direct, A	
	3.2		netic and Logical Instructions	
		3.2.1	ADD A, #immediate	
		3.2.2	SUBB A, #immediate	
		3.2.3	ORL A, #immediate	
		3.2.4	ANL A, #immediate	
		3.2.5	XRL A, #immediate	
	3.3	Brancl	h Instructions	6
		3.3.1	SJMP offset	. 6
		3.3.2	JNZ offset	. 7
		3.3.3	JZ offset	. 7
		3.3.4	JNC offset	. 7
		3.3.5	RETI	. 7
1	Ver	ilog Im	nplementation	8
-	4.1	_	al Overview	
	4.2		ath	
	7.2	4.2.1	Program Counter	
		4.2.2	Instruction Register	
		4.2.3	Accumulator	
		4.2.3		
			Program Status Word	
	4.9	4.2.5	Arithmetic Logic Unit	
	4.3		ol Unit	
		4.3.1	State Machine	. 13

	4.4	RAM	15
		4.4.1 Register Bank	16
	4.5	ROM	17
	4.6	Timer 0	18
	4.7	Interrupt Controller	19
	4.8	Constraints	20
5	Veri	ification and validation	22
	5.1		22
		, 9	22
		,	22
		, , , , , , , , , , , , , , , , , , , ,	 23
		,	24
		,	24
	5.2		25
			25
			26
			28
	5.3	Timer 0	29
		5.3.1 Mode 1 - 16-bit timer	29
		5.3.2 Mode 2 - 8-bit auto reload timer	29
	5.4	Interrupts	30
		5.4.1 Timer 0	30
		5.4.2 External Interrupt 0	30
	5.5	Test in Hardware	31
Α	Ver	ilog module code	33
	A.1	8	33
		•	35
			36
			37
			38
			39
	A.2	<u> </u>	40
	A.3		46
	A.4		48
	A.5		49
	A.6		51

1 Introduction

The objective of this project is to design an 8051 microcontroller, model and simulate it using the Verilog hardware description language, and finally to implement it in hardware using a programmable field gate array(FPGA). This document describes the microcontroller design, the test code used to verify it, and the physical hardware implementation.

1.1 Requirements

The following are the requirements for this project:

- Implement a subset of the 8051 Instruction Set.
- Use fixed length instructions
- Implement a timer peripheral
- Implement two interrupts

2 8051 Architecture Overview

2.1 Overview of 8051 Microcontroller

The 8051 Microcontroller is one of the basic types of microcontrollers, designed by Intel in 1980s. This microcontroller is based on Harvard Architecture, meaning that the program and data memory spaces are separated. It has a total of 128 bytes of on-chip RAM, 4KB of on-chip ROM, and a variety of peripheral interfaces including serial communication, timers, and interrupt controller, also has a variety of instruction set, including arithmetic, logical, branching, and data transfer instructions, making it suitable for a wide range of applications.

2.2 On-Chip Memory Organization

The 8051 microcontroller has a variety of memory types that can be used for different purposes, including program memory, data memory, and special function registers. These memory types are used to store the program instructions, data used by the program, and configuration settings for the microcontroller. With a combination of internal and external memory, the 8051 can support programs of varying size and complexity.




Figure 1: 8051 Architecture

Understanding the 8051 On-Chip Memory Organization is essential for effective and efficient programming of the 8051 microcontroller.




Figure 2: Memory organization

With both internal and external data memory, which is depicted in Figure 2. The internal data memory is further divided into three sections: Lower 128, Upper 128, and SFR. These sections have 384 physical bytes of memory space, with the Upper 128 and SFR sharing the same addresses from location 80H to FFH. The internal data memory is a Read/Write or Random Access Memory, and Figures 3a and 3b provide more detailed information about it. Instructions using direct or indirect addressing modes can be used to access the different memory blocks as required.

Byte Address				Bit Ac	ldress						Byte								
FF											Address			- 1	Bit Ad	dress	•		
F0	F7	F6	F5	F4	F3	F2	F1	F0	В		7F								
												-							
E0	E7	E6	E5	E4	E3	E2	E1	E0	ACC			-			Gen	eral			
			_				_					1			Purp				
D0	D7	D6	D5	D4	D3	D2	-	D0	PSW			1			RA	M			
			_	_		_	_					1							
B8	-	-	-	BC	BB	BA	B9	B8	IP		30	1							
										В	2F	7F	7E	7D	7C	7B	7A	79	78
В0	B7	B6	B5	B4	B3	B2	B1	B0	P3	i	2E	77	76	75	74	73	72	71	70
						_				t	2D	6F	6E	6D	6C	6B	6A	69	68
A8	AF	-	-	AC	AB	AA	A9	A8	IE		2C	67	66	65	64	63	62	61	60
										Α	2B	5F	5E	5D	5C	5B	5A	59	58
A0	A7	A6	A5	A4	A3	A2	A1	A0	P2	d	2A	57	56	55	54	53	52	51	50
										d	29	4F	4E	4D	4C	4B	4A	49	48
99			Not	bit-ad	dressa	able			SBUF	r	28	47	46	45	44	43	42	41	40
98	9F	96	95	94	93	92	91	90	SCON	е	27					38			
										S	26	37	36	35	34	33	32	31	30
90	97	96	95	94	93	92	91	90	P1	S	25	2F	2E	2D	2C	2B	2A	29	28
										a b	24 23	27 1F	26 1E	25 1D	24 1C	23 1B	22 1A	21 19	20 18
8D			Not	bit-ad	dressa	able			TH1	D	22	17	16	15	14	13	12	11	10
8C			Not	bit-ad	dressa	able			TH0	e	21	0F	0E	0D	0C	0B	0A	09	08
8B			Not	bit-ad	dressa	able			TL1	C	20	07	06	05	04	03	02	01	00
8A			Not	bit-ad	dressa	able			TL0		1F	07	00	00	-		02	O1	- 00
89			Not	bit-ad	dressa	able			TMOD		18	1			Ban	ık 3			
88	8F	8E	8D	8C	8B	8A	89	88	TCON		17				_				
87			Not	bit-ad	dressa	able			PCON		10	1			Ban	ık 2			
									1		0F					1. 4			
83			Not	bit-ad	dressa	able			DPH		08				Ban	1K 1			
82			Not	bit-ad	dressa	able			DPL		07		Defa	ult Reg	nister l	Bank f	or R0	– R7	
81			Not	bit-ad	dressa	able			SP		00		Joial	1 100	,	Janne 1	21 110	137	
80	87	86	85	84	83	82	81	80	P0										
			(a) S	(a) SFR										nks	s an	d F	RAI	Λ

Figure 3: On-chip data Memory

3 Instruction Set

This section briefly describes each of the instructions implemented. The instructions chosen have all a fixed size of two bytes, in order to simplify the implementation. Operations are considered to be 8-bit operations with 8-bit results.

3.1 Data Transfer Instructions

3.1.1 MOV Rn, #immediate

This instruction moves an 8-bit immediate value to a register. The format of the instruction is MOV Rn, #immediate. Here Rn refers to the register where the value will be stored and immediate is the immediate value to be stored in the register.

Encoding 01111nnn	immediate
-------------------	-----------

3.1.2 MOV A, Rn

This instruction moves the contents of a register to the accumulator. The format of the instruction is MOV A, Rn. Here A refers to the accumulator and Rn refers to the register containing the data.

3.1.3 MOV direct, Rn

This instruction transfers the contents of register Rn to a direct address specified by the 8-bit operand. The operand acts as the memory address where the contents of Rn will be stored.

Encoding	10001nnn	direct
----------	----------	--------

3.1.4 MOV Rn, A

This instruction transfers the content of the accumulator to a register. The format of the instruction is MOV Rn, A. Here Rn refers to the register where the value will be stored and A is the accumulator.

Encoding 11111nnn 00000000

3.1.5 MOV A, #immediate

This instruction moves an 8-bit immediate value to the accumulator. The format of the instruction is MOV A, #immediate. Here A refers to the accumulator where the value will be stored and immediate is the immediate value to be stored in the register.

Encoding 01110100 immediate

3.1.6 MOV A, direct

This instruction is used to move the contents of a specified direct address in memory to the accumulator register A.

Encoding 11100101 direct

3.1.7 MOV direct, A

This instruction is used to transfer the contents of accumulator to a direct address. The direct address is specified in the lower 8-bits of the instruction. The 8-bit data stored in the accumulator is copied to the specified direct address.

Encoding 11110101 direct

3.2 Arithmetic and Logical Instructions

3.2.1 ADD A, #immediate

This instruction adds an immediate value to the contents of the accumulator. The immediate is specified in the lower 8-bits of the instruction.

Encoding | 00100100 | immediate

3.2.2 SUBB A, #immediate

This instruction subtracts an immediate value to the contents of the accumulator. The immediate is specified in the lower 8-bits of the instruction.

3.2.3 ORL A, #immediate

This instruction performs a bitwise OR operation between the accumulator and an immediate value, and stores the result back in the accumulator.

3.2.4 ANL A, #immediate

This instruction performs a bitwise AND operation between the accumulator and an immediate value, and stores the result back in the accumulator.

Encoding 01010100 immediate

3.2.5 XRL A, #immediate

This instruction performs a bitwise XOR operation between the accumulator and an immediate value, and stores the result back in the accumulator.

Encoding 01100100 i	immediate
-------------------------	-----------

3.3 Branch Instructions

3.3.1 SJMP offset

This instruction transfers execution to the specified address. The address is calculated by adding the signed relative offset in the second byte of the instruction to the address of the following instruction. The range of destination addresses is from 128 before the next instruction to 127 bytes after the next instruction.

Encoding 10000000 offset

3.3.2 JNZ offset

This instruction transfers control to the specified address if the value in the accumulator is not 0. If the accumulator has a value of 0, the next instruction is executed.

Encoding 01110000 offset

3.3.3 JZ offset

The JZ instruction transfers control to the specified address if the value in the accumulator is 0. Otherwise, the next instruction is executed.

Encoding 01100000 offset

3.3.4 JNC offset

This instruction transfers program control to the specified address if the carry flag is 0.

Encoding 10100000 offset

3.3.5 RETI

The RETI instruction is used to end an interrupt service routine. This instruction pops the high-order and low-order bytes of the PC (and decrements the stack pointer by 2) and restores the interrupt logic to accept additional interrupts. No other registers are affected by this instruction.

Encoding | 00110010 | 00000000

4 Verilog Implementation

4.1 General Overview

In figure 4 is presented the full microcontroller implementation with all the modules used.




Figure 4: Full circuit

4.2 Datapath

The datapath is responsible for performing data processing operations and, in the implementation made, it consists of multiple components, such as program counter, instruction register, arithmetic logic unit, accumulator, and psw. These components are interconnected and interact with each other to perform various tasks.

The module code is shown in Appendix A.1.

4.2.1 Program Counter

The program counter, presented in figure 5, holds the address of the next instruction byte and is used to index ROM when fetching instructions, due to this fact the width of the program counter is 16 bits.




Figure 5: Program Counter diagram

The program counter has the following inputs:

- **pc_inc**: an increment signal that increments the program counter by one.
- **pc_set**: a set signal that sets the program counter to a specific value specified by the jmp addr input.
- **pc_isr**: an interrupt signal that indicates the need to jump to an interrupt service routine vector.
- jmp_addr: a 16-bit input that specifies the address to which the program counter should be set.

The program counter has a single output, addr, which is a 16-bit register that holds the current value of the program counter.

On the rising edge of the clock, the value of addr is updated based on the values of the inputs. If the reset input is asserted, the program counter is set to 0. If the pc_inc input is asserted, the program counter is incremented by 1. If the pc_set input is asserted, the program counter is offset to the value

of jmp_addr. If the pc_isr input is asserted, the program counter is set to the value of jmp_addr.

The module code is shown in Appendix A.1.1.

4.2.2 Instruction Register

The instruction register, presented in figure 6, holds the instruction to be executed, as the chosen width of the instructions is 16 bits the instruction register is 16 bits wide.




Figure 6: Instruction Register diagram

When the reset signal is high, the IR register is set to zero. When the clock signal goes high ,the values of ir_load_high and ir_load_low control signals are checked. If ir_load_high is high, the 8 most significant bits of IR are updated with the value of rom_byte. If ir_load_low is high, the 8 least significant bits of IR are updated with the value of rom_byte. The IR register holds the instruction until the next clock cycle and acts as a temporary storage for the instruction.

The module code is shown in Appendix A.1.2.

4.2.3 Accumulator

The Accumulator, present in figure 7, is used for arithmetic and logic operations.

When reset is high the accumulator is set to zero. The data_in input signal provides the data that is to be stored in the accumulator, and, the write_en input signal, when high, enables writing to the accumulator.




Figure 7: Accumulator diagram

The module code is shown in Appendix A.1.3.

4.2.4 Program Status Word

The Program Status Word (PSW), presented in figure 8, contains status bits that reflect the current CPU state.

The PSW register is updated on every positive edge of the clock signal. If the reset signal is high, the PSW register is set to zero. If the write_en signal is high, the PSW register is updated with the values of the carry, auxiliary carry, overflow, zero, and parity flags provided by the ALU.




Figure 8: PSW diagram

The module code is shown in Appendix A.1.4.

4.2.5 Arithmetic Logic Unit

The ALU, presented in figure 9, consists entirely of combinational logic, and operations are performed whenever the inputs change. The operations are performed based on the opcode of the instruction, as the instruction set chosen always uses the accumulator as a source of the operations the output of the accumulator is connected directly to operand1. As the output of the ALU is connected to the accumulator the MOV instructions to the accumulator are also implemented on the ALU. If the result is all zeros, the psw_z bit is set. Likewise, the parity flag, psw_p, is set whenever the result is odd. The carry flag, psw_c, is set when the ninth bit of the result is 1.




Figure 9: ALU diagram

The module code is shown in Appendix A.1.5.

4.3 Control Unit

4.3.1 State Machine

The state machine is responsible for decoding the instruction opcode and activate the corresponding control signals for all the other modules. The state diagram for the state machine is shown in figure 10




Figure 10: state diagram control unit

In order to simplify the state machine the state diagram above was presented, but in reality each instruction has a own state for s_execute as presented in figure 11.

Below is presented the function of each state.

- s start: initial state
- **s_fetch_1**: state to fetch the most significant byte of the instruction to be executed
- s_fetch_2: state to fetch the least significant byte of the instruction to be executed
- \bullet s_decode: state to decode the opcode




Figure 11: execute state for each instruction

- s mov ri: state to execute the instruction MOV Rn, #immediate
- s mov dr: state to execute the instruction MOV direct, Rn
- s mov ad: state to execute the instruction MOV A, direct
- s mov ra: state to execute the instruction MOV Rn, A
- s mov ai: state to execute the instruction MOV A, #immediate
- s mov ar: state to execute the instruction MOV A, Rn
- s mov da: state to execute the instruction MOV direct, A
- s add ai: state to execute the instruction ADD A, #immediate
- s_subb_ai: state to execute the instruction SUBB A, #immediate
- s orl ai: state to execute the instruction ORL A, #immediate
- s anl ai: state to execute the instruction ANL A, #immediate
- s xrl ai: state to execute the instruction XRL A, #immediate
- s_sjmp: state to execute the instruction SJMP offset
- s jnz: state to execute the instruction JNZ offset

- s jz: state to execute the instruction JZ offset
- \bullet s_jnc: state to execute the instruction JNC offset
- s_reti: state to execute the instruction RETI

The table 1 represents the mapping of the states to control signals.

	ram_rd_en_reg	ram_wr_en_reg	ram_rd_en_data	ram_wr_en_data	rom_en	pc_inc	pc_set	pc_isr	ir_load_high	ir_load_low	acc_load	stack_push_pc	stack_pop_pc	psw_load
Start	0	0	0	0	0	0	0	ISR_req	0	0	0	ISR_req	0	0
Fetch_1	0	0	0	0	1	1	0	0	1	0	0	0	0	0
Fetch_2	0	0	0	0	1	1	0	0	0	1	0	0	0	0
Decode	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MOV_RI	0	1	0	0	0	0	0	0	0	0	0	0	0	0
MOV_AI	0	0	0	0	0	0	0	0	0	0	1	0	0	0
MOV_AR	1	0	0	0	0	0	0	0	0	0	1	0	0	0
MOV_RA	0	1	0	0	0	0	0	0	0	0	0	0	0	0
MOV_AD	0	0	1	0	0	0	0	0	0	0	1	0	0	0
MOV_DR	1	0	0	1	0	0	0	0	0	0	0	0	0	0
MOV_DA	0	0	0	1	0	0	0	0	0	0	0	0	0	0
ADD_AI	0	0	0	0	0	0	0	0	0	0	1	0	0	1
SUBB_AI	0	0	0	0	0	0	0	0	0	0	1	0	0	1
ORL_AI	0	0	0	0	0	0	0	0	0	0	1	0	0	1
ANL_AI	0	0	0	0	0	0	0	0	0	0	1	0	0	1
XRL_AI	0	0	0	0	0	0	0	0	0	0	1	0	0	1
JNZ	0	0	0	0	0	0	~PSW[1]	0	0	0	0	0	0	0
JZ	0	0	0	0	0	0	PSW[1]	0	0	0	0	0	0	0
SJMP	0	0	0	0	0	0	1	0	0	0	0	0	0	0
JNC	0	0	0	0	0	0	\sim PSW[7]	0	0	0	0	0	0	0
RETI	0	0	0	0	0	0	0	1	0	0	0	0	1	0

Table 1: Mapping of states to control signals

The module code is shown in Appendix A.2.

4.4 RAM

The RAM, presented in figure 12, has inputs to read and write enable signals for both the register bank and the data memory, the select signals for both reading and writing from the register bank, the read and write addresses for the data memory, the byte being written to the memory, signals to push or pop the program counter onto or from the stack, input signal for the

timer 0 overflow flag and the program counter to load to the stack, it also has outputs for the read data from the data memory, the program counter address stored on the stack and several memory-mapped register values such as Timer Control Register (TCON), Timer Mode Register (TMOD), Timer 0 Low Byte (TL0) and Timer 0 High Byte (TH0), the Interrupt Enable register (IE) and P1 (PORT1).

When the either of the write enable signals are high, the data present in ram_wr_byte is store either on the registers or on the address specified by ram_wr_addr.

If the stack_push_pc signal is high, the current program counter is pushed onto the stack and the stack pointer is incremented by 2. If the stack_pop_pc signal is high, the stack pointer is decremented by 2, and the jump address (PC) from the stack is outputted.

The output ram_rd_byte is assigned the value of the data memory at the read address specified by ram_rd_addr, if the read enable signals are high. The jmp_addr_o output is assigned the address from the stack if the stack_pop_pc signal is high.




Figure 12: RAM diagram

The module code is shown in Appendix A.3.

4.4.1 Register Bank

The register bank, presented in 13, contains 8 registers each one 8-bits wide.

When the write_en signal, connected to ram_wr_en_reg, is high the contents of reg_in_data are stored to the register selected by reg_in_select. Otherwise, when the read_en signal, connected to ram_rd_en_reg, is high the contents of the register selected is passed to reg_data_out.




Figure 13: Register Bank

4.5 ROM

The ROM, presented in figure 14 is used to store the program code for a microcontroller. The size defined for the ROM is 256 words of 8 bits each, but it is possible to have 64kb of memory. The inputs to the module are a reset signal, enable signal (rom_en), address (rom_addr), and the output is the byte stored at that address (rom_byte).




Figure 14: ROM diagram

4.6 Timer 0

The block diagram for the timer 0 is presented in figure 15, the 8051 timer 0 has various modes of operation:

- Mode 0 (13-bit Timer mode): In this mode, the timer increments every machine cycle and the overflow flag is set when the timer overflows from 8192 to 0.
- Mode 1 (16-bit Timer mode): In this mode, the timer is incremented every machine cycle and the overflow flag is set when the timer overflows from 65536 to 0.
- Mode 2 (8-bit Auto-Reload mode): In this mode, the timer is incremented every machine cycle. When the timer overflows from 255 to 0, the timer is automatically reloaded with a value stored in the reload register.
- Mode 3 (Split Timer mode): In this mode, Timer 0 is split into two 8-bit timers, Timer 0 and Timer 1. Both timers can operate independently and can be set up for different modes of operation.

As the most used modes are mode 1 and 2 these were the only modes implemented.

The Timer 0 takes several inputs such as a clock signal, a reset signal, tmod and tcon which control the mode of operation, TH0_i and TL0_i which are used to load the initial value of the timer, TF0_clr which is used to clear the timer overflow flag and an output signal TF0_o which indicates if the timer has overflowed.




Figure 15: TIMER0 diagram

4.7 Interrupt Controller

The block diagram for the interrupt controller is presented in figure 16. The interrupt controller has inputs for the clock signal, reset signal, stack_push_pc signal in order to know when the interrupt is attended, as well as input signals for the Interrupt Enable (IE_i) register, the Timer Control (TCON_i) register, and the external interrupt 0 (EI0_i). It also has several outputs including the signal to clear the Timer 0 overflow flag (TF0_clr), the Interrupt Service Routine (ISR_v) address, and the Interrupt Service Request (ISR_req) signal.

The interrupt controller's main function is to generate the ISR_req signal when an interrupt occurs. This is done by checking the values of the input signals and the current state of the ISR_req signal. If the external interrupt 0 (EI0_i) is set, the Interrupt Enable bit for External Interrupt 0 (IE_i[0]), and the global Interrupt Enable bit (IE_i[7]) are set, and there is not already an ISR_req signal, the ISR_req signal will be set and the ISR_v register will be loaded with the address of the External Interrupt 0.

Similarly, if the Timer 0 Interrupt flag (TCON_i[5]) is set, the Interrupt Enable bit for Timer 0 (IE_i[1]), and the global Interrupt Enable bit (IE_i[7]) are set, and there is not already an ISR_req signal, the ISR_req signal will be set and the ISR_v register will be loaded with the address of the Timer 0 ISR.

The ISR_req signal is cleared when the stack push PC signal is asserted, which means the interrupt has been serviced. The TF0_clr output is used to clear the Timer 0 interrupt flag and is set when the ISR req signal is set.

In summary, the interrupt controller is responsible for generating the ISR_req signal and the ISR_v address when an interrupt occurs, and for clearing the interrupt flags and ISR_req signal when the interrupt has been serviced.




Figure 16: Interrupt Controller diagram

4.8 Constraints

The following constraints were used. The clock frequency is set to $50 \mathrm{MHz}$, the reset input is set to the button Y16 and the external interrupt input is mapped to the K19 button. The I/O port P1 four least significant bits are set to the LED's and the rest is mapped to ports with pull-down.

```
1 set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property -dict {PACKAGE_PIN K17 IOSTANDARD LVCMOS33} [
     get_ports clock]
4 create_clock -period 20.000 -name sys_clk_pin -waveform
     {0.000 10.000} -add [get_ports clock]
6 set_property PACKAGE_PIN Y16 [get_ports reset]
7 set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[7]}]
8 set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[6]}]
9 set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[2]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[1]}]
14 set_property IOSTANDARD LVCMOS33 [get_ports {PORT1_o[0]}]
15 set_property PACKAGE_PIN M14 [get_ports {PORT1_o[0]}]
set_property PACKAGE_PIN M15 [get_ports {PORT1_o[1]}]
17 set_property PACKAGE_PIN G14 [get_ports {PORT1_o[2]}]
18 set_property PACKAGE_PIN D18 [get_ports {PORT1_o[3]}]
19 set_property PACKAGE_PIN H15 [get_ports {PORT1_o[4]}]
20 set_property PACKAGE_PIN J15 [get_ports {PORT1_o[5]}]
21 set_property PACKAGE_PIN W16 [get_ports {PORT1_o[6]}]
set_property PACKAGE_PIN V12 [get_ports {PORT1_o[7]}]
23 set_property PULLDOWN true [get_ports {PORT1_o[7]}]
24 set_property PULLDOWN true [get_ports {PORT1_o[6]}]
25 set_property PULLDOWN true [get_ports {PORT1_o[5]}]
26 set_property PULLDOWN true [get_ports {PORT1_o[4]}]
```

27 set_property PACKAGE_PIN K19 [get_ports pb_1]
28 set_property IOSTANDARD LVCMOS33 [get_ports pb_1]

5 Verification and validation

5.1 Arithmetic, Logic and Data Transfer Instructions

5.1.1 ADD A, immediate

The following assembly code was tested.

- MOV R5, #08h
- 2 MOV A, R5
- $_3$ ADD A, #11h
- 4 MOV 50h, A




Figure 17: Simulation Waveform

It is possible to see in figure 17 that the value 08H is being stored on R5 (simulation line 7), after that the value from R5 is being stored on the accumulator and later 11H is added to 08H equaling 19H, this value stored on the accumulator is then stored on position 50H of the RAM (simulation line 8). Moreover, the value on the PSW is updated on par with the result.

5.1.2 SUBB A, immediate

- $_{1}$ MOV A, #10h
- ₂ SUBB A, #20h
- з MOV R4, A




Figure 18: Simulation Waveform

It is possible to see in figure 18 that the value 10H is being stored on the accumulator, after the accumulator is subtracted by 20h which will result in a negative result, setting the carry bit of the PSW. Finally, the value on the accumulator is stored on the register R4.

5.1.3 ORL A, immediate

- $_{1}$ MOV R2, #36h
- ₂ MOV 53h, R2
- 3 MOV A, 53h
- 4 ORL A, #C9h




Figure 19: Simulation Waveform

It is possible to see in figure 19 that the value 32H is being stored on the register R2, next the value from value is stored on position 53H on the RAM, after the accumulator is loaded with the value from 53H and an OR is made with C9H resulting in FFH.

5.1.4 ANL A, immediate

The following assembly code was tested.

- ₁ MOV R3, #36h
- ₂ MOV 60h, R3
- з MOV A, 60h
- 4 ANL A, #C9h




Figure 20: Simulation Waveform

It is possible to see in figure 20 that the value 36H is being stored on the register R3, next the value from value is stored on position 60H on the RAM, after the accumulator is loaded with the value from 60H and an AND is made with C9H resulting in 00H.

5.1.5 XRL A, immediate

- $_{1}$ MOV A, #10h
- 2 XRL A, #81h




Figure 21: Simulation Waveform

It is possible to see in figure 21 that the value 19H is being loaded to the accumulator and next a XOR operation is made with 81H resulting in 91H.

5.2 Branch Instructions

5.2.1 JNC

- ₁ MOV A, ∰FFh
- ² ADD A, #01h
- з JNC #02h
- 4 SUBB A, #FFh
- 5 MOV R7, A




Figure 22: Simulation Waveform

It is possible to see in figure 22 that the first instruction to be executed is a SJMP with offset 12H, next is added 01H to FFH resulting in the carry bit being set which means that JNC would not jump, thus subtracting FFH to the accumulator and storing that value in the register R7.

The following assembly code was also tested.

- ₁ MOV A, #FFh
- ₂ ADD A, #00h
- 3 JNC #02h
- 4 SUBB A, #FFh
- 5 MOV R7, A




Figure 23: Simulation Waveform

It is possible to see in figure 23 that the first instruction to be executed is a SJMP with offset 12H, next is added 00H to FFH resulting in the carry bit being 0 which means that the jump with offset 02H did occur, thus not subtracting FFH to the accumulator and storing that value in the register R7.

5.2.2 JNZ

- 1 MOV A, #08h
- ₂ SUBB A, #09h
- $_3$ JNZ #02h
- 4 ADD A, #03h




Figure 24: Simulation Waveform

It is possible to see in figure 24 that the first instruction to be executed is a SJMP with offset 12H, next the accumulator is loaded with 08H and subtracted 09H to its contents resulting in FFH, different than 0, which means JNZ would jump, thus not adding 03H to the accumulator.

The following assembly code was also tested.

- 1 MOV A, ∰08h
- ₂ SUBB A, #08h
- 3 JNZ #02h
- 4 ADD A, #03h




Figure 25: Simulation Waveform

It is possible to see in figure 25 that the first instruction to be executed is a SJMP with offset 12H, next, the accumulator is loaded with 08H and 08H is subtracted to its contents resulting in the result being 0 which means that the jump with offset 02H did not occur, thus adding 03H to the accumulator.

5.2.3 JZ

The following assembly code was tested.

- 1 MOV A, ∰08h
- ₂ SUBB A, #08h
- з JNZ #02h
- 4 ADD A, #03h




Figure 26: Simulation Waveform

It is possible to see in figure 26 that the first instruction to be executed is a SJMP with offset 12H, next the accumulator is loaded with 08H and subtracted 08H to its contents resulting in 0, which means JZ would jump, thus not adding 03H to the accumulator.

The following assembly code was also tested.

- 1 MOV A, #08h
- ₂ SUBB A, #09h
- з JNZ <mark>#</mark>02h
- ADD A, #03h

It is possible to see in figure 27 that the first instruction to be executed is a SJMP with offset 12H, next, the accumulator is loaded with 08H and 09H is subtracted to its contents resulting in the result being FFH, which means that the jump with offset 02H did not occur, thus adding 03H to the accumulator.




Figure 27: Simulation Waveform

5.3 Timer 0

5.3.1 Mode 1 - 16-bit timer

The Timer was loaded with the value FFF0h. In figure 28 it is possible to observe that the timer was loaded with FFF0h and when FFFFh was reached the overflow flag was set and the timer continue counting from 00h.




Figure 28: Simulation Waveform

5.3.2 Mode 2 - 8-bit auto reload timer

The Timer was loaded with the value F0h and the auto reload value was also set to F0h. In figure 29 it is possible to observe that the timer was loaded with F0h and when FFh was reached the overflow flag was set and the timer was reloaded with F0h counting.




Figure 29: Simulation Waveform

5.4 Interrupts

5.4.1 Timer 0

The Timer 0 was loaded with 0000h and is operating in mode 1. In figure 30 it is possible to see that when the timer reached FFFFh both the overflow flag was set and the ISR_req signal were set and when the previous instruction finished executing the program counter was pushed to the stack before being updated with the Timer 0 ISR vector.




Figure 30: Simulation Waveform

5.4.2 External Interrupt 0

In figure 31, when the button (EIO_i) is pressed an interrupt request is launched and the program counter (addr) is pushed to the stack before being updated with the External Interrupt 0 ISR vector.




Figure 31: Simulation Waveform

5.5 Test in Hardware

The following code was run on the zybo and increments the I/O port P1 every second, this increment can be stopped or continue via an external interrupt.

In order to achieve this, the Timer 0 was configure in mode 1 - 16-bit timer and the registers TH0 and TL0 are loaded with 0, this would create a interrupt every 1.3ms so, to increment the output every second two registers are used, R0 that counts 255 interrupts and R1 that counts the number of times R0 overflows. When R1 reaches 3 the output is incremented. An external interrupt was also implemented in order to disable or enable the Timer 0 interrupt by switching the second bit of IE.

```
SJMP MAIN
   EXT0:
3
      MOV A, IE
4
      XRL A, \#02h
5
      MOV IE, A
6
      RETI
7
8
   TIMER0:
9
      SJMP TIMERO ISR
10
11
   MAIN:
^{12}
      MOV A, #01h
13
      MOV TMOD, A
14
      MOV A, #00h
15
      MOV TL0, A
16
```

```
MOV TH0, A
17
      MOV R0, #00h
18
      MOV R1, #00h
19
      MOV A, #83h
20
      MOV IE, A
      MOV A, #10h
22
      MOV TCON, A
23
      JNZ $
24
25
   TIMER0_ISR:
26
      MOV A, R0
27
      ADD A, \#01h
      MOV R0, A
29
      JNZ \# 12h
30
      MOV A, R1
31
      ADD A, \#01h
32
      MOV R1, A
33
      SUBB A, #04h
      JNZ \# 08h
35
      MOV R1, #00h
36
      MOV A, P1
37
      ADD A, \#01h
38
      MOV P1, A
39
      RETI
40
   END
```

A video demonstrating this program working on the zybo can be found at https://drive.google.com/file/d/1sjSU9oal2vwPEFBOH7fA2N8hXln dd8Kk/view?usp=sharing

A Verilog module code

A.1 Datapath

```
2 module datapath(
     input clock,
     input reset,
     input [7:0] ram_rd_byte, // byte read from RAM
     input [7:0] rom_byte, // byte read from ROM,
     connected to the input of the Instruction Register
     input ram_rd_en_reg,
                             // Control signal that enables
     reading from RAM register bank
                             // Control signal that enables
     input ram_wr_en_reg,
     writing to RAM register bank
                           // Control signal that enables
     input ram_rd_en_data,
     reading from RAM data section
     writing to RAM data section
                              // When this signal is high the
     input pc_inc,
11
     program counter is incremented
                             // When this signal is high the
     input pc_set,
     value on jmp_addr is added to the program counter
     input pc_isr,
                              // When this signal is high the
     program counter is set to the isr vector present in
     jmp_addr
     input ir_load_high,
                              // When this signal is high the
     most significant byte of the IR is loaded with the byte
     fetched from ROM
     input ir_load_low,
                              // When this signal is high the
     least significant byte of the IR is loaded with the byte
     fetched from ROM
     input acc_load,
                              // Control signal to load the
16
     accumulator, connected to the accumulator {\tt write\_en}
     input stack_pop_pc,
                             // Control signal to pop the
     program counter from the stack when the RETI instruction
     is executed
                              // Control signal to indicate
     input ISR_req,
     that a interrupt needs to be serviced
     input [7:0] ISR_v,
                             // ISR address vector provided
     to the program counter when an interrupt is triggered
     input wire [15:0] jmp_addr_i, // Contains the program
     counter stored in the stack when the RETI instruction is
     executed
     input psw_load,
                             // Control signal to load the
     PSW register
    output wire [7:0] ram_rd_addr, // Address to read from
```

```
output wire [7:0] ram_wr_addr, // Address to write to
     R.AM
      output wire [7:0] ram_wr_byte, // Byte to write to RAM
25
                                       // Instruction opcode
      output [7:0] opcode,
26
      output wire [15:0] rom_addr,
                                       // Program Counter output
      used to fetch instructions from {\tt ROM}
      output wire [7:0] psw_out
                                      // Output of PSW
28
      );
29
      wire [15:0] pc_jmp_addr;
                                      // Jump address provided
32
     to the program counter
      wire [15:0] IR;
                                      // Connected to the output
33
      of the Instruction Register
      wire [7:0] alu_out;
                                      // Result from the ALU
34
      wire [7:0] acc_out;
                                      // Output from ACC passed
     to the ALU as operand1
      wire [7:0] register_b;
                                      // Passed to the ALU as
     the second operand
37
                                      //carry bit
      wire psw_c;
38
      wire psw_ac;
                                      //auxiliary carry bit
39
                                      //overflow bit
      wire psw_ov;
40
                                      //zero bit
      wire psw_z;
                                      //parity bit
      wire psw_p;
43
      //Instanciation of the program counter module
44
      program_counter pc(clock, reset, pc_inc, pc_set,pc_isr,
     pc_jmp_addr,rom_addr);
      //Instanciation of the instruction register module
47
      instruction_register ir(clock,reset,ir_load_high,
     ir_load_low,rom_byte,IR);
49
      //Instanciation of the ALU module
50
      arithmetic_logic_unit alu(reset,acc_out,register_b,opcode
     [7:0], psw_out,alu_out,psw_c,psw_ac,psw_ov,psw_p,psw_z);
52
      //Instanciation of the accumulator module
53
      acc acc(clock, reset, alu_out, acc_load, acc_out);
      //Instanciation of the PSW module
56
      psw psw(clock, reset, psw_c, psw_ac, psw_ov, psw_z, psw_p
57
      , psw_load, psw_out);
59
      assign opcode = IR[15:8]; // Assigning the opcode to the
60
     most significant byte of IR
```

```
61
62
      assign ram_rd_addr = (ram_rd_en_data == 1'b1) ? IR[7:0] :
      8'hzz; //When ram_rd_en_data is high the address to read
     from the RAM is the least significant byte of IR
      assign ram_wr_addr = (ram_wr_en_data == 1'b1) ? IR[7:0] :
      8'hzz; //When ram_wr_en_data is high the address to write
      to the RAM is the least significant byte of IR
      assign register_b = (ram_rd_en_reg == 1'b1 ||
     ram_rd_en_data == 1'b1) ? ram_rd_byte : IR[7:0]; // If the
      second operand of the alu is fetched from RAM the byte
     read from RAM is passed to the ALU, else the least
     significant byte of the IR is passed as second operand
      assign pc_jmp_addr = (pc_set == 1'b1 && pc_isr == 1'b0) ?
      IR[7:0] : (pc_isr == 1'b1 \&\& ISR_req == 1'b1) ? ISR_v : (
     stack_pop_pc == 1'b1) ? jmp_addr_i : 8'hzz; // The jump
     address can be provided by the IR in the form of an offset
     , as an isr vector or as the return address of isr
      assign ram_wr_byte = (ram_wr_en_reg == 1'b1 && IR[15] ==
     0) ? IR[7:0] : acc_out; //If a register is being loaded
     with an immediate then the byte to write to the ROM is the
      least significant byte from IR, else, every other
     instruction writes the accumulator to the RAM
69 endmodule
```

A.1.1 Program counter

```
1 module program_counter(
      input clock,
      input reset,
                              // When this signal is high the
      input inc,
     program counter is incremented
      input set,
                              // When this signal is high the
     value on jmp_addr is added to the program counter
      input isr,
                              // When this signal is high the
     program counter is set to the isr vector present in
     jmp_addr
      input [15:0] jmp_addr, // Value for the program counter
     to be set
      output reg [15:0] addr // Value of the program counter
11
      initial begin
          addr = 0;
      end
14
```

```
always @(posedge clock) begin
         if (reset) begin
                                              //If the reset
17
     signal is high the program counter is set to 0
              addr <= 0;
18
          end
19
          else if(set==1 && isr==0) begin
                                             //If set is high
     the value on jmp_addr is added to the program counter
              addr <= addr + jmp_addr;
21
          end
22
          else if(inc) begin
                                               //If inc is high
     the program counter is incremented
24
              addr <= addr + 1;
          end
25
          else if(isr==1 && set==0) begin
                                             //If isr is high
     the program counter is set to the jmp_addr wich is
     provided by the interrupt controller as the corresponding
     isr vector
              addr <= jmp_addr;
          end
      end
29
31 endmodule
```

A.1.2 Instruction Register

```
nodule instruction_register(
     input clock,
     input reset,
     input ir_load_high, //When this signal is high the
    most significant byte of the IR is loaded with the byte
    fetched from ROM
     least significant byte of the IR is loaded with the byte
    fetched from ROM
     input [7:0] rom_byte, //Byte fetched from ROM
                          //Stores the instruction to be
     output reg [15:0] IR
    executed
     );
9
     initial begin
10
        IR = 0;
11
12
13
     always @(posedge clock)
14
15
     begin
        if(reset)
                           //When reset is high the IR is
    set to 0
     begin
```

```
IR <= 0;
18
           end
19
           else if(ir_load_high) //The most significant byte of
       IR is loaded with the rom byte
           begin
21
               IR[15:8] <= rom_byte;</pre>
22
           else if (ir_load_low) //The least significant byte
24
     of IR is loaded with the rom byte
           begin
25
               IR[7:0] <= rom_byte;</pre>
27
           end
        end
28
30 endmodule
```

A.1.3 Accumulator

```
1 module acc(
        input clk,
        input rst,
        input [7:0] data_in, //data to be stored in the
     accumulator
                                //When this signal is high
        input write_en,
     data_in is stored in the ACC register
        output reg [7:0] ACC //ACC register
6
7
      );
8
      always @(posedge clk) begin
9
        if(rst)
                                //When reset is high the
10
     accumulator is set to 0
        begin
11
          ACC <= 0;
        end
13
14
        if (write_en)
                              //ACC is loaded with data_in when
15
      write_en is high
        begin
16
          ACC <= data_in;
17
        end
18
      end
19
21 endmodule
```

A.1.4 Program Status Word

```
1 /*
3 | CY | AC | FO | RS1 | RSO | OV | Z | P |
4 psw.7 psw.6 psw.5 psw.4 psw.3 psw.2 psw.1 psw.0 */
7 module psw(
     input clk,
     input rst,
9
     input c,
                       //carry bit provided by the ALU
                        //auxiliary carry bit provided by the
     input ac,
     ALU
     input ov,
                       //overflow bit provided by the ALU
12
                        //zero bit provided by the ALU
     input z,
13
                        //parity bit provided by the ALU (
     input p,
     high -> odd)
     input write_en,
                      //When high the PSW is updated with
15
     the bits provided above
     output reg [7:0] PSW //PSW register
     );
17
18
     initial begin
19
      PSW = 8'b00000000;
21
22
     always @(posedge clk) begin
23
       if(rst)
                               //When reset is high the PSW
     is set to 0
       begin
25
         PSW <= 8'b00000000;
27
       end
28
       29
     is updated with the status bits
       begin
        PSW[7] \leq c;
31
        PSW[6] <= ac;
32
        PSW [2] <= ov;
         PSW[1] <= z;
34
         PSW[0]<=p;
35
       end
36
     end
37
40 endmodule
```

A.1.5 Arithmetic Logic Unit

```
module arithmetic_logic_unit(
      input reset,
                            //First operand connected to the
      input [7:0] operand1,
     output of the accumulator, as all operations implemented
     use the accumulator as source operand
      input [7:0] operand2,
                            //Second operand
      input [7:0] opcode,
                             //Instruction opcode
      input [7:0] PSW,
                            //PSW register
      output [7:0] result_o, //Result from operation
      output psw_c,
                             //carry bit
      output psw_ac,
                             //auxiliary carry bit
                             //overfow bit
      output psw_ov,
                             //parity bit
11
      output psw_p,
      output psw_z
                              //zero bit
12
13
      );
15
      `include "opcodes.v"
16
      reg [8:0] result; //register to store the result of the
18
     operation, the ninth bit is used to store the carry bit
19
      initial begin
          result = 9'b000000000;
21
      end
22
23
      assign result_o = result[7:0]; //assign the 8 least
     significant bits of the result to result_o
25
      assign psw_c = result[8]; //The carry bit is assigned
     the value of the ninth bit of the result of an arithmetic
     operation.
      assign psw_ac = result[4]; //The auxiliary carry is set
27
     when there's a carry from bit 3 to bit 4 of the result
      assign psw_ov = result[8]&&~result[7] || result[7]&&~
     result[8]; //The overflow bit is set when the result is
     higher than 128 or smaller than -128
      assign psw_p = result[7:0]%2; //The parity bit is set
     when the result is odd
      assign psw_z = ~(result[7] | result[6] | result[5] |
30
     result[4] | result[3] | result[2] | result[1] | result[0])
     ; //The zero bit is set when the result is zero
32
      always @(*)
      begin
```

```
if(reset)
36
           begin
37
               result = 9'b000000000;
           end
               casex(opcode)
40
41
                    `MOV_AI : begin
42
                       result[7:0] = operand2; //result is
43
     connected to the input of the accumulator, accumulator is
     loaded with the value from operand2
                        end
44
                   `MOV_AR : begin //result is connected to
45
     the input of the accumulator, accumulator is loaded with
     the value from operand2
                        result[7:0] = operand2;
47
                        end
                    `MOV_AD: begin
                        result[7:0] = operand2;
                    `ADD : begin
51
                        result = operand1 + operand2;
52
53
                        end
                    `SUBB : begin
54
                        result = operand1 - operand2;
55
                        end
56
                    `ANL: begin
                        result = operand1 & operand2;
58
59
                    `ORL:begin
60
                        result = operand1 | operand2;
                        end
62
                    `XRL:begin
63
                        result = operand1 ^ operand2;
64
                     default:
66
                        result=result;
67
68
               endcase
           end
71 endmodule
```

A.2 Control Unit

```
module control_unit(
input clock,
input reset,
input [7:0] opcode, //Instruction opcode
```

```
input ISR_req,
                   //Control signal is high
    when a interrupt needs to be serviced
     input [7:0] PSW,
                                 //PSW register
     output ram_rd_en_reg,
                                 // Control signal that
    enables reading from RAM register bank
     output ram_wr_en_reg,
                                 // Control signal that
    enables writing to RAM register bank
     output [2:0] ram_reg_in_sel, // Selection signal for
    register to write to
     output [2:0] ram_reg_out_sel, // Selection signal for
10
    register to read from
     output ram_rd_en_data,
                             // Control signal that
11
    enables reading from RAM data section
     12
    enables writing to RAM data section
    output rom_en,
                                 // Control signal to
13
    fetch byte from ROM
     output pc_inc,
                                 // When this signal is
    high the program counter is incremented
    high the value on pc_jmp_addr is added to the program
    counter
     output pc_isr,
                                 // When this signal is
    high the program counter is set to the isr vector present
    in pc_jmp_addr
     output ir_load_high,
                                 // When this signal is
    high the most significant byte of the IR is loaded with
    the byte fetched from ROM
     output ir_load_low,
                                 // When this signal is
    high the least significant byte of the IR is loaded with
    the byte fetched from ROM
                                 // Control signal to load
     output acc_load,
19
     the accumulator
     output stack_push_pc,
                         // Control signal to push
     the program counter to the stack when the interrupt is
    serviced
     output stack_pop_pc,
                                  // Control signal to pop
    the program counter from the stack when the RETI
    instruction is executed
                                 // Control signal to load
     output psw_load
     the PSW
     );
23
24
     `include "opcodes.v"
25
27
     reg [4:0] state;
28
29
     //====== Internal Constants ===========
```

```
parameter s_start = 5'b00000,
              s_fetch_1 = 5'b00001,
                                   //state to fectch the
     most significant byte of the instruction to be executed
              s_fetch_2 = 5'b00010, //state to fectch the
     least significant byte of the instruction to be executed
              s_{decode} = 5'b00011, //state to decode the
     opcode
              s_{mov_ri} = 5'b00100,
                                     //state to execute
35
     the instruction to move an immediate to a register
              36
     the instruction to move an immediate to the accumulator
37
              s_mov_ar = 5'b00110, //state to execute
     the instruction to move the value on register to
     accumulator
              s_{add_ai} = 5'b00111,
                                   //state to execute
     the instruction to add an immediate with the accumulator
              s_mov_ra = 5'b01000, //state to execute
     the instruction to move the value on the accumulator to a
     register
              s_subb_ai = 5'b01001,  //state to execute
40
     the instruction to subtract an immediate with the
     accumulator
              s_{orl_ai} = 5'b01011,
                                      //state to execute
41
     the instruction to or an immediate with the accumulator
              s_{anl_ai} = 5'b01101,
                                  //state to execute
42
     the instruction to and an immediate with the accumulator
              s_xrl_ai = 5'b01111,
                                     //state to execute
43
     the instruction to xor an immediate with the accumulator
             s_{jnz} = 5'b10001, //state to execute
44
     the jump if not zero instruction
              s_{jz} = 5'b10010,
                                     //state to execute
     the jump if zero instruction
                                   //state to execute
              s_sjmp = 5'b10011,
     the short jump instruction
                                  //state to execute
              s_{jnc} = 5'b10100,
47
     the jump if carry is zero instruction
              the instruction to move a direct to the accumulator
              s_mov_dr = 5'b10110, //state to execute
49
     the instruction to move a register to a direct
              s_reti = 5'b10111, //state to execute
     the instruction to return from isr routine
              s_mov_da = 5'b11000, //state to execute
51
     the instruction to move the accumulator to a direct
             s_halt = 5'b11111;
     54
56 initial begin
```

```
state <= s_start;</pre>
58 end
60 assign rom_en = (state == s_fetch_1 || state == s_fetch_2) ?
     1'b1 : 1'b0;
61 assign pc_inc = (state == s_fetch_1 || state == s_fetch_2) ?
     1'b1 : 1'b0;
assign ir_load_high = (state == s_fetch_1) ? 1'b1 : 1'b0;
64 assign ir_load_low = (state == s_fetch_2) ? 1'b1 : 1'b0;
66 assign ram_wr_en_reg = (state == s_mov_ri || state ==
     s_mov_ra) ? 1'b1 : 1'b0;
67 assign ram_reg_in_sel = (state == s_mov_ri || state ==
     s_mov_ra) ? opcode[2:0] : 3'bzzz;
69 assign ram_rd_en_reg = (state == s_mov_ar || state ==
     s_mov_dr) ? 1'b1 : 1'b0;
70 assign ram_reg_out_sel = (state == s_mov_ar || state ==
     s_mov_dr) ? opcode[2:0] : 3'bzzz;
71 assign ram_rd_en_data = (state == s_mov_ad) ? 1'b1 : 1'b0;
72 assign ram_wr_en_data = (state == s_mov_dr || state ==
     s_mov_da) ? 1'b1 : 1'b0;
74 assign acc_load = (state == s_xrl_ai || state == s_orl_ai ||
     state == s_anl_ai ||state == s_subb_ai || state ==
     s_mov_ai || state == s_mov_ad || state == s_mov_ar ||
     state == s_add_ai) ? 1'b1 : 1'b0;
76 assign pc_set = ((state == s_sjmp) || (state == s_jnz && ~PSW
     [1]) || (state == s_jz && PSW[1]) || (state == s_jnc && ~
     PSW[7]) || state == s_halt ) ? 1'b1 : 1'b0;
_{78} // The interrupt is serviced when the current instruction
     finishes execution
79 assign pc_isr = ((state == s_start && ISR_req == 1'b1) ||
     state == s_reti || state == s_halt) ? 1'b1 : 1'b0;
81 assign stack_push_pc = (state == s_start && ISR_req) ? 1'b1 :
      1'b0;
83 assign stack_pop_pc = (state == s_reti) ? 1'b1 : 1'b0;
assign psw_load = acc_load;
87 always @ (posedge clock)
89 begin : FSM
if (reset == 1'b1) begin // reset
```

```
state <= s_start;</pre>
91
      end
92
      else begin
93
         case(state)
94
           s_start :
95
                if (reset != 1'b1)
96
                 begin
                   state <= s_fetch_1;</pre>
98
              end
99
100
           s_fetch_1:
102
              state <= s_fetch_2;</pre>
              s_fetch_2:
103
                   state <= s_decode;</pre>
104
105
           s_decode :
               casex(opcode)
106
                   `MOV_RI:
107
                         state <= s_mov_ri;</pre>
108
                   `MOV_DR:
109
110
                         state <= s_mov_dr;</pre>
                   `MOV_AD:
111
112
                         state <= s_mov_ad;</pre>
                   `MOV_RA:
113
                         state <= s_mov_ra;</pre>
114
                              `SJMP:
115
116
                                   state <= s_sjmp;</pre>
                              `MOV_AI:
117
                                   state <= s_mov_ai;</pre>
118
                              `MOV_AR:
119
120
                                   state <= s_mov_ar;</pre>
                              `MOV_DA:
121
                                   state <= s_mov_da;</pre>
122
                              `ADD_AI:
123
                                   state <= s_add_ai;</pre>
124
                              `SUBB_AI:
125
                                   state <= s_subb_ai;</pre>
126
                              `ORL_AI:
127
128
                                   state <= s_orl_ai;</pre>
                              `ANL_AI:
129
                                   state <= s_anl_ai;</pre>
130
                              `XRL_AI:
131
132
                                   state <= s_xrl_ai;</pre>
                              `JNZ:
133
                                   state <= s_jnz;</pre>
                              `JZ:
135
                                   state <= s_jz;
136
                              `JNC:
137
                                   state <= s_jnc;</pre>
138
                              `RETI:
139
```

```
state <= s_reti;</pre>
140
                              `HALT:
141
                                    state <= s_halt;</pre>
142
                              default :
143
                            state <= s_fetch_1;</pre>
144
                          endcase
145
146
                    s_mov_ri:
                         state <= s_start;</pre>
147
                    s_mov_ai:
148
                         state <= s_start;</pre>
149
150
                    s_mov_ad:
151
                         state <= s_start;</pre>
                    s_mov_dr:
152
                         state <= s_start;</pre>
153
154
                    s_mov_ar:
                         state <= s_start;</pre>
155
                    s_mov_da:
156
                         state <= s_start;</pre>
157
158
                    s_add_ai:
                         state <= s_start;</pre>
159
                    s_mov_ra:
160
                         state <= s_start;</pre>
161
                    s_subb_ai:
162
                         state <= s_start;</pre>
163
                    s_orl_ai:
164
                         state <= s_start;</pre>
165
166
                    s_anl_ai:
                        state <= s_start;</pre>
167
                    s_xrl_ai:
168
169
                         state <= s_start;</pre>
                    s_jnz:
170
                         state <= s_start;</pre>
171
                    s_jz:
172
                         state <= s_start;</pre>
                    s_sjmp:
174
                         state <= s_start;</pre>
175
176
                    s_jnc:
                         state <= s_start;</pre>
177
                    s_reti:
178
                         state <= s_start;</pre>
179
                    s_halt:
180
                         state <= s_start;</pre>
181
                    default :
182
                 state <= s_start;</pre>
183
         endcase
184
185
      end
186 end
187
188 endmodule
```

A.3 RAM

```
2 module ram(
      input clock,
      input reset,
      input ram_rd_en_reg,
      input ram_wr_en_reg,
      input [2:0] ram_reg_in_sel,
      input [2:0] ram_reg_out_sel,
      input ram_rd_en_data,
      input ram_wr_en_data,
10
      input [7:0] ram_rd_addr,
      input [7:0] ram_wr_addr,
12
      input [7:0] ram_wr_byte,
13
      input stack_push_pc,
      input stack_pop_pc,
      input TF0_i,
                                       //Overflow flag from
     timer0
      input [15:0] pc_reti_in,
      output [7:0] ram_rd_byte,
      output [7:0] tcon,
                                       //Output the TCON register
19
      output [7:0] tmod,
                                      //Output the TMOD register
20
21
      output [7:0] TLO,
                                      //Output the TlO register
      output [7:0] THO,
                                      //Output the THO register
22
      output [15:0] jmp_addr_o,
                                      //Output for the return
     address for the ISR
      output [7:0] PORT1_o,
                                      //Output for the I/O port
      output [7:0] IE_o
                                      //Output the IE register
25
      );
26
      reg [7:0] mem [0:255];
29
      integer i;
      reg [7:0] SP;
32
      //Instanciate the register bank
33
      register_bank REG(clock,reset,ram_wr_en_reg,ram_rd_en_reg
     ,ram_reg_in_sel ,ram_reg_out_sel ,ram_wr_byte ,ram_rd_byte);
35
      assign tcon = mem[8'h88];
                                   //TCON address: 0x88h
      assign tmod = mem[8'h89];
                                   //TMOD address: 0x89h
37
      assign TLO = mem[8'h8A];
                                   //TLO
                                          address: 0x8Ah
      assign THO = mem[8'h8C];
                                   //THO
                                          address: 0x8Ch
39
                                   //IE
      assign IE_o = mem[8'hA8];
                                           address: 0xA8h
      assign PORT1_o = mem[8'h90]; //P1
                                           address: 0x90h
41
42
      always @(posedge clock)
```

```
44
      begin
          if(reset)
                     //If reset is high clear RAM and set
45
     stack pointer to address 0x07h
          begin
46
               for(i=0; i < 256; i = i + 1)</pre>
47
               begin
48
                   mem[i]=8'b00000000;
50
               end
               SP = 8'h07;
51
          end
          mem[8'h88][5] = TF0_i; //Update TCON with the Timer
54
     O overflow flag
55
          if(ram_wr_en_data == 1'b1 && ram_rd_en_reg == 1'b0)
     //Write to RAM data section
          begin
57
               mem[ram_wr_addr] = ram_wr_byte;
          end
          if(ram_wr_en_data == 1'b1 && ram_rd_en_reg == 1'b1)
60
     //Write value read from register to address on RAM
61
          begin
               mem[ram_wr_addr] = ram_rd_byte;
62
63
          if(stack_push_pc == 1'b1) //Push the program counter
64
      to the stack when isr is going to be executed
          begin
65
               mem[SP] = pc_reti_in[7:0];
66
               mem[SP+1] = pc_reti_in[15:8];
67
               SP = SP+2;
69
          end
          else if (stack_pop_pc == 1'b1) //Pop the program
70
     counter from the stack when returning from isr
          begin
               SP = SP - 2;
72
          end
73
74
       end
75
       assign ram_rd_byte = (ram_rd_en_data == 1'b1 &&
76
     ram_rd_en_reg == 1'b0 ) ? mem[ram_rd_addr] : 8'hzz; //Read
      the value from the data section of ram
77
       assign jmp_addr_o = (stack_pop_pc == 1'b1) ? {mem[SP-1],
78
      mem[SP-2]} : 16'hzzzz; //Read the program counter from
     the stack
80 endmodule
```

A.4 ROM

```
module rom(
      input reset,
                             //Control signal to fetch byte
      input rom_en,
     from rom
      input [15:0] rom_addr, //Address to fetch byte
      output [7:0] rom_byte //Output the byte fetched
5
      );
      reg [7:0] ROM[0:255];
11
      always @(posedge reset) begin
12
      //----interrupt vectors-----
          //reset
15
          ROM[0] = 8'b10000000;
          ROM[1] = 8'b00010010;
18
          ROM[2] = 8'b00100100;
19
          ROM[3] = 8'b00000001;
20
21
          //External 0
          ROM[4] = 8'b00100100;
22
          ROM[5] = 8'b00000001;
23
          ROM[6] = 8'b11110101;
          ROM[7] = 8'b10010000;
26
27
          ROM[8] = 8'b00110010;
28
          ROM[9] = 8'b00000000;
30
          ROM[10] = 8'b01110100;
          ROM[11] = 8'b00000010;
          //Timer 0
34
          ROM[12] = 8'b10000000;
35
          ROM[13] = 8'b00100010;
          ROM[14] = 8'b11110101;
38
          ROM[15] = 8'b10010000;
39
          ROM[16] = 8'b00110010;
41
          ROM[17] = 8'b00000000;
42
43
          ROM[18] = 8'b00110010;
          ROM[19] = 8'b00000000;
```

```
//----code-----
          ROM[20] = 8'b01110100; //MOV A, #01h
48
          ROM[21] = 8'b00000001;
          ROM [22]
                  = 8'b11110101; //MOV TMOD, A
51
          ROM [23]
                  = 8'b10001001;
52
          ROM [24]
                  = 8'b01110100 ; //MOV A, #00h
54
          ROM [25]
                  = 8'b00000000;
55
                   = 8'b11110101; //MOV TLO, A
          ROM [26]
          ROM [27]
                  = 8'b10001010;
58
59
          ROM[28] = 8'b01110100; //MOV A, #00h
          ROM[29] = 8'b00000000;
61
62
          ROM[30] = 8'b11110101; // MOV THO, A
63
          ROM[31] = 8'b10001100;
65
          ROM[32] = 8'b01111000; //MOV RO, #00h
66
          ROM[33] = 8'b00000000;
67
          ROM[34] = 8'b01111001; // MOV R1, #00h
69
          ROM[35] = 8'b00000000;
70
71
      end
73
      assign rom_byte = (rom_en == 1'b1) ? ROM[rom_addr] : 8'
     hzz;
76 endmodule
```

A.5 Timer 0

```
1 module timer0(
      input clock,
      input reset,
      input [7:0] tmod,
                           //TMOD register
      input [7:0] tcon,
                          //TCON register
      input [7:0] THO_i,
                          //THO register
      input [7:0] TL0_i,
                          //TLO register
     input TF0_clr,
                           //Control signal to clear the
     overflow flag
      output reg TFO_o
                          //Overflow flag
      );
10
11
      reg [15:0] TIMERO;
12
reg [7:0] THO;
```

```
reg [7:0] TLO;
14
15
       always @(posedge clock)
17
       begin
18
           if(reset == 1'b1)
19
           begin
               TH0 = 8'h00;
21
               TL0 = 8'h00;
22
               TIMERO = 0;
               TF0_o = 0;
           end
25
           if(TF0_clr) begin
26
               TF0_o = 0;
27
           end
           case(tmod[1:0])
29
               2'b01: // Mode 1: 16 bit timer
               begin
                    if(tcon[4] == 1'b0) begin // timer not
32
      running
                        THO = THO_i;
33
                        TLO = TLO_i;
34
                        TF0_o = 1'b0;
35
                        TIMERO = {THO,TLO};
36
                    end
37
                    else if(tcon[4] == 1'b1) begin // timer
      running
                        TIMERO = TIMERO + 1;
39
                    end
40
                    if(TIMER0 == 16'hFFFF) begin //overflow
41
                        TF0_o = 1'b1;
42
                    end
43
               end
44
               2'b10: //Mode 2: 8 bit timer with auto-reload
46
               begin
47
                    if(tcon[4] == 1'b0) begin
48
                        THO = THO_i;
49
                        TL0 = TL0_i;
50
                        TF0_o = 1'b0;
51
                        TIMERO = \{8'h00, TL0\};
                    if (TIMERO [7:0] == 8'hFF)
54
                    begin
55
                        TF0_o = 1'b1;
                        TIMERO = \{8'h00, TH0\};
57
58
                    else if(tcon[4] == 1'b1) begin
59
                        TIMERO = TIMERO + 1;
```

A.6 Interrupt Controller

```
1 module interrupt_controller(
      input clock,
      input reset,
                                   //Control signal that
      input stack_push_pc,
     indicates that the interrupt has been attended
      input [7:0] IE_i,
                                   //IE register
      input [7:0] TCON_i,
                                   //TCON register
      input EIO_i,
                                    //Button input for external
     interrupt
      output TFO_clr,
                                   //Control signal to clear
     Timer O overflow flag
      output reg [7:0] ISR_v,
                                   //ISR vector
      output reg ISR_req
                                   //Signal to indicate that
10
     there is an interrupt to be serviced
      );
11
      assign TFO_clr = (ISR_req == 1'b1) ? 1'b1 : 1'b0; //If
13
     the interrupt has been requested the timer overflow flag
     is automatically cleared
14
      always @(posedge clock)
16
      begin
          if(reset)
18
          begin
              ISR_v = 0;
19
              ISR_req = 0;
20
21
          end
          if(stack_push_pc) begin //If stack_push_pc is high
     it means that the interrupt request has been attended
              ISR\_req = 1'b0;
23
          end
24
          else if(EIO_i && IE_i[7] && IE_i[0] && !ISR_req) //
25
     External interrupt 0
26
          begin
27
              ISR_req = 1'b1;
              ISR_v = 16'h0004;
```

```
end
else if(TCON_i[5] && IE_i[7] && IE_i[1] && !ISR_req)
//Timer 0 interrupt
begin
ISR_req = 1'b1;
ISR_v = 16'h000C;
end
end
endmodule
```