


## **TABLE OF CONTENTS**

PAGE	TITLE OF PAGE	
P.01	COVER PAGE	
P.02	TABLE OF CONTENTS	
P.03	REVISION HISTORY	
P.04	FUNCTIONAL BLOCK DIAGRAM	
P.05	POWER BLOCK DIAGRAM	
P.06	POWER UP SEQUENCE	
P.07	CLOCK ARCHITECTURE	
P.08	CNOCT GPIO	
P.09	CNOCT DDR4	
P.10	CNOCT DLM3:0, RGMII	
P.11	CNOCT CONFIGURATION	
P.12	CNOCT MISCELLANEOUS I/O	
P.13	CNOCT CORE VDD	
P.14	CNOCT I/O & MISC VDD	
P.15	CNOCT QLM & USB SUPPLY	
P.16	CNOCT GND	
P.17	CNOCT CORE & DDR DECOUPLING CAPS	
P.18	CNOCT STRAPPING	
P.19	RTC & THERMAL SENSORS	
P.20	ETHERNET SWITCH	
P.21	ETHERNET SWITCH POWER	
P.22	RJ45 PORT0-PORT1-PORT5	
P.23	USB2514BI-USB HUB	
P.24	ETH PORT3 TO BB	
P.25	BOOT EMMC /MMC	

PAGE	TITLE OF PAGE
P.26	BOOT SPI FLASH & NAND
P.27	OCT-UART0
P.28	DLM2_0 TO MINI PCIE
P.29	DLM2_1 TO MINI PCIE
P.30	POWER ENTRY
P.31	CONTLR: CPU CORE & 3V3
P.32	GATE DRVRS : CORE & 3V3
P.33	V3P3_TIVA & 5V REG
P.34	V0P9_DLM & V1P2_DDR
P.35	V1P2,V2P5,V0P9_ PLL
P.36	POWER AND RESET SEQUENCING
P.37	POWER UP SEQUENCE
P.38	CLOCK DISTRIBUTIONS 1
P.39	CLOCK DISTRIBUTIONS 2
P.40	TIVA ETHERNET
P.41	TIVA 10'S
P.42	TIVA POWER
P.43	TIVA JTAG CONNECTOR&ICD&LED
P.44	TIVA FLASH & RESET
P.45	EEPROM
P.46	BOARD TO BOARD CONNECTOR
P.47	mSATA Connector0
P.48	mSATA Connector1
P.49	PTP Module
P.50	Thermal Sensor & Light Sensor

PAGE	TITLE OF PAGE	
P.51	TIVA OCT- IO ISOLATION	
P.52	Trusted Platform Module	
P.53	IO-Expander	
P.54	SuperCap Back-Up	
P.55		
P.56		
P.57		
P.58		
P.59		
P.60		
P.61		
P.62		
P.63		
P.64		
P.65		




.


3


REV	DESCRIPTION	DATE
1.0	initial version	2017-12-12
1	1.modfiy ethernet swith to KSZ9897R 2. modify clk distribution to microsemi solution 3. add power supply(1.2V,2.5V) for KSZ9897R	2018-1-18
1.1.1	1. change ddr4 to DDR4 SO-DIMM	
	2.update reset squence and spi flash,delete boot nand 3.add TPM ,modify SPI connection	2018-3-12 2018-3-13
1.1.2	1. updated the packages of many part 2. add IDT PTP module 3. modify uart,iic etc. 4. add power monitor,temp sensor etc	2018-3-14
1.1.3	1. delete the LT8640 and ORING power switch, page30 2. add power block diagram page5 3.connect tiva_syncconn_gpiol to U82 4.modify some error of offpage connector name 5.add isolation between SDR and TIVA/SOC 6.add function block diagram page4	2018-3-29
1.1.4	1.update the iic device of tiva in blockdiagram and circult,page3 2.modify PTP connection accord IDT recommendations.page49 3.add OCT power control switch and 2pin header at page30. 4.add two eeprom for TIVA saving ID,inventory. page45 5.update the pcb_footprint of all components 6. remove LT8640 at page30	2018-3-30
1.1.5	1.Modify some part's pin name to generate list rightlly(U9,U86,U22-U25) 2.reannotate the part's reference 3. Don't place R178 4.update uSD connector 5.Add MTGHOLE at page52. 6.modified schemaitc accoard the excel review list v1.6, 7.update table content 8.modify ethsw to KSZ9897S,,add R769page 20,21 add SGMII path from ethsw to octeon.dlml ,page20 through out PME signal to TIVA,page20 through out IBA signal to TIVA,page20	2018-4-11
	9.delete TRXFE power ,page35, As will powering RF through separate cable from power board T 10,change R312 TO 150K 11. modify the errors according the review list ver0.17 12. modify KSZ9897S to KSZ9567S,Add syncE option. page20 13. modify errors on ksz9897s base MicroChip's review, page20 14, add syncE option ,page49.	
1.1.6	1.add series resistor,R777~R780, at page40 2.Modify some resistor to DNP, at page51 3. modify some component's footprint,and part-number 4.modify JTBl pin2,pin3 to V12P0, JTBl pin5,pin4 to GND,page30 5.Modify S1 same as S2, Modify RJ45/J10/JTAG pcb_foorprint. 6.delete the no-used connection to Rsvd-pin on mini-pcie.page28,page29 7.modify BT1 same with BT2	2018-4-20
1.1.7	1.update power block,page4 2. add 12V backup related circult (LTC4419), page30, 3.add super cap for tiva/tpm/ir, page54 4.add IR sensor, 5.delete T2,J27, modify ethsw port1,port2 connect to FX18-40s-0.8sh . 6.add U89, page53, 7. modify OCT strapping resistor, connect PLL configuration to U89,page53 8,connect BOOT method configer to U89 page53	2018-4-23
1.1.8	1.add USB hub 2.add 00hm resistor(package=25120 for DVT test) 3.modify J13,J15 pcb footprint 4.Delete D13~D15,C485,C486,C488 5.change J2 package 6.add J32,Buzzer circult add led:D34,D35,D36,D39,D40,D41,D42,D43,D44,D45 7,Add MH2,MH3 8.modify dfault boot method to SPI 9.modify J3M2 PCB Footprint with mount ing hole 10.add c908,c909	2018-4-27
1.1.9	1. add U92 ,U93,U94,C910~C912 2.add JP2,R908 3.bring back U38,U39 related circuit for TRXFE_12V at page35	2018-5-4
1.1.10	1.add R909,R910,R911,R912,R913,R914,R915,R916,R917 2.modify MH16 pcb footprint, 3.modify some error net	2018-5-7
	1.Change R796.1 to GND, setting core clock defult 1.5G(Since the CPU max speed is1.5Ghz)	2018-5-9


		REVISION HISTOR
REV	DESCRIPTION	DATE
1.2	1. Remove V5P0_EN,V3P3_EN from TIVA to U33,U28 respectively, 2.delete R767,R916, Place R339 3.Delete R910, Connect R368 to V3P3 4.Delete net: SATA0_LED_N,SATA1_LED_N, 5.add R918,R919	2018-5-11
1.2.1	1. modify T1 connection order for easily layout 2.modify U59~U62 pin order for easily layout 3.add jtag chain,R925~R937 Oohm for jtag chain 4.add D46,D47 ESD protection diode	2018-5-15
1.2.2	1.Add TRXFE_DET net for BB board present detection 2.add TIVA waken function page42	2018-5-17
1.2.3	1.add EBMP feature at page8, add U100,J33	2018-5-25
2.0	1.change R407 to 10K 2. Modify U28 part Number to MP2951-0067-Z 3.change U97,U97 to DNP 4.Modify msata rx lane polarity	2018-7-14
2.1	1.modify C325,C326 to DNP 2.Modify X2 part number	2018-7-18


**CAVIUM** REVISION HISTORY Rev 1.0 Size Document Number















































PORT 6 RGMII MODE RGMII TX length match:
RGMII\_P6\_TXD[0:3],TXCTRL,;Ã20mil, TXCLK should 2.5inch longer than TXCTRL PORT 5-1 1000BASE-T DIFF RGMII RXlength match: RGMII\_P6\_RXD[0:3],RXCTRL,RXCLK,should be ¡À20mil, <10> RGMII\_P6\_TXCLK\\ RGMII\_P6\_TXCTRL\\ RGMII\_P6 ->> P1 ETHSW D0P <22> TXRX1P\_A >>> P1\_ETHSW\_D0N <22> >>>P1\_ETHSW\_D1P <22> TX CLK6/REFCLKI6 TXRX1M A input TX\_EN6/TX\_CTL6 TXRX1P\_I P1\_ETHSW\_D1N <22> TX ER6 TXRX1M B PORT1 TO POWER BOARD <10> RGMII\_P6\_RXCLK RGMII\_P6\_RXCLK R0402R143 221% RGMII\_P6\_RXCTR RGMII\_P6\_RXCTR RGMII\_P6\_RXCTR R0402R141 221% ->>P1\_ETHSW\_D2P <22> ->>P1\_ETHSW\_D2N <22> COL6 TXRX1P\_C RX CLK6/REFCLKO6 TXRX1M C 58 RX\_CLK6/REFULKUB IARATIVI\_U
58 RX\_DV6/CRS\_DV6/RX\_CTIDRRX1P\_D
60 RX\_ER6 TXRX1M\_D
CRS6 TXRX2P\_A SP1 ETHSW D3P <22> P1\_ETHSW\_D3N <22> P2\_ETHSW\_D0P TYRY2P 52 53 54 55 <10> RGMII\_P6\_TXD3 <10> RGMII\_P6\_TXD2 <10> RGMII\_P6\_TXD1 <10> RGMII\_P6\_TXD0 RGMII P6 TXD3 TXD6 3 TXRX2M A TXD6\_2 TXRX2P\_E TXD6 1 TXRX2M B TXD6\_0 TXRX2P PORT2 TO POWER BOARD <10> RGMII\_P6\_RXD3 SPGMII\_P6\_RXD2 RGMII\_P6\_RXD3 R0402R144 221%
RGMII\_P6\_RXD2 R0402R145 221%
RGMII\_P6\_RXD1 R0402R146 221%
RGMII\_P6\_RXD0 R0402R142 221% TXRX2M C 62 RXD6\_3 <10> RGMII\_P6\_RXD2 <10> RGMII\_P6\_RXD1 RXD6 2 TXRX2M D RXD6\_ P3\_ETHSW\_D0P P3\_ETHSW\_D0N P3\_ETHSW\_D1P P3\_ETHSW\_D1N ->>P3\_ETHSW\_D0P <24> ->>P3\_ETHSW\_D0N <24> ->>P3\_ETHSW\_D1P <24> TXRX3P A <10> RGMII\_P6\_RXD0 RXD6 0 TXRX3M\_A output TXRX3P F <10> OCT\_SGMII\_TX0\_N> <10> OCT\_SGMII\_TX0\_P> S IN7M TXRX3M B P3\_ETHSW\_D2P P3\_ETHSW\_D2N PORT3 TO GBC CONNECTOR S\_IN7P TXRX3P TXRX3M\_C C845 0.1uF C0402 C844 0.1uF C0402 <10> OCT\_SGMII\_RX0\_P\\\
<10> OCT\_SGMII\_RX0\_N\\\ 81 82 S\_OUT7P S\_OUT7M TXRX3P\_D P3\_ETHSW\_D3N <24> TXRX3M D ETHSW\_TIVA\_P0\_TXP ETHSW\_TIVA\_P0\_TXN TIVA\_ETHSW\_P0\_RXP 0: disable in-band management default ->>ETHSW\_TIVA\_P0\_TXP <40> TXRX4P A ETHSW\_TIVA\_IBA TXRX4M\_A ->ETHSW\_TIVA\_P0\_TXN <40> ->TIVA\_ETHSW\_P0\_RXP <40> PORT4 TO TIVA <53> ETHSW\_TIVA\_IBA >> TXRX4P B TIVA only support 100M-BASE V3P3\_TIVA\_LT TXRX4M\_B ->>TIVA\_ETHSW\_P0\_RXN <40> TXRX4P C TXRX4M\_C 42 43 TXRX4P D 67 IBA TXRX4M D P5\_ETHSW\_D0P P5\_ETHSW\_D0N 112 113 R148 >> P5\_ETHSW\_D0P <22> R768 TXRX5P R0402 R769 <sub>1%</sub>191 >> P5\_ETHSW\_D0N <22> 10K R0402 10K TXRX5M\_A R0402 P5\_ETHSW\_D1P <22> TXRX5P B 76 S\_REXT TXRX5M\_I P5 ETHSW D1N <22> R147 ->>P5\_ETHSW\_D1N <22> ->>P5\_ETHSW\_D2P <22> ->>P5\_ETHSW\_D2N <22> ->>P5\_ETHSW\_D3P <22> ->>P5\_ETHSW\_D3N <22> PORT5 TO RJ46 TXRX5P C 10K R0402 R149 <sub>1%</sub>6.04K TXRX5M\_C R0402 TXRX5P D ISET TXRX5M\_ ETHSW\_TIVA\_PME\_N DME N <53> ETHSW\_TIVA\_PME\_N(<-INTRP\_N ETHSW\_INT\_TIVA <41> ETHSW\_INT\_TIVA <<reset controlled ETHSW\_RESETN by tiva ETHSW\_RESETN 96 RESET\_N R771 2221% SYNCLK\_OUT 95 <49> ETHSW\_SYNCLK\_OUT <<- ETHSW\_SYNCLK\_OUT SYNCLKO R772 221% ETHSW\_GPIO GPIO1 106 105 <12> ETHSW\_GPIO 《>> LED1 1 PORT1 LED led1 1=1:Flow control: enable to 81xx GPIO LED1\_0 PORT2 LED SDO LED2 1 TIVA I2C0 SDA auto-negotiation :enable <31,41> TIVA\_I2C0\_SDA SDI/SDA/MDIO LED2\_0 LED3\_1 100 101 LED1\_1/LED2\_1/LED3\_1 LED4\_0/LED4\_1/LED5\_1 is IPU SCS\_N LED3\_0 <31,41> TIVA\_I2C0\_SCLK SCL/MDC LED4 1 ETHSW\_LED\_Y5
ETHSW\_LED\_G5
ETHSW\_LED\_G5 <22> 125 126 LED4 0 XO LED5 ( R773 22/DNP <49> SYNCE\_CLK >> 108 73 NC3 NC4 from IDT pll V3P3\_TIVA\_L1 KSZ9567S R150 1K R774 R775 LED4\_1 LED3\_1 Manage IF LED3\_1 R0402 MDIO IIC ADDR: 0X5F I2C defau R151 SPI R917 1K 1K/dnp R0402 C330 R0402 25MHZCRYSTAL -12pF C331 12pF 1% 50V NPO **CAVIUM ETHERNET SWITCH** Rev <Doc> 1.0


Monday, October 15, 2018


Sheet 20 of













































































Size Document Number

Date: Monday, October 15, 2018

Rev 1.0

Sheet

