

CN8100-GBCv2



Title <Doc>		
Size	Document Number B	Rev 1.0
Date: Monday, October 15, 2018 Sheet 1 of 54		


TABLE OF CONTENTS


PAGE	TITLE OF PAGE
P.01	COVER PAGE
P.02	TABLE OF CONTENTS
P.03	REVISION HISTORY
P.04	FUNCTIONAL BLOCK DIAGRAM
P.05	POWER BLOCK DIAGRAM
P.06	POWER UP SEQUENCE
P.07	CLOCK ARCHITECTURE
P.08	CNOCT GPIO
P.09	CNOCT DDR4
P.10	CNOCT DLM3:0, RGMII
P.11	CNOCT CONFIGURATION
P.12	CNOCT MISCELLANEOUS I/O
P.13	CNOCT CORE VDD
P.14	CNOCT I/O & MISC VDD
P.15	CNOCT QLM & USB SUPPLY
P.16	CNOCT GND
P.17	CNOCT CORE & DDR DECOUPLING CAPS
P.18	CNOCT STRAPPING
P.19	RTC & THERMAL SENSORS
P.20	ETHERNET SWITCH
P.21	ETHERNET SWITCH POWER
P.22	RJ45 PORT0-PORT1-PORT5
P.23	USB2514BI-USB HUB
P.24	ETH PORT3 TO BB
P.25	BOOT EMMC /MMC




PAGE	TITLE OF PAGE
P.26	BOOT SPI FLASH & NAND
P.27	OCT-UART0
P.28	DLM2_0 TO MINI PCIE
P.29	DLM2_1 TO MINI PCIE
P.30	POWER ENTRY
P.31	CONTLR : CPU CORE & 3V3
P.32	GATE DRVRS : CORE & 3V3
P.33	V3P3_TIVA & 5V REG
P.34	V0P9_DLM & V1P2_DDR
P.35	V1P2,V2P5,V0P9_ PLL
P.36	POWER AND RESET SEQUENCING
P.37	POWER UP SEQUENCE
P.38	CLOCK DISTRIBUTIONS 1
P.39	CLOCK DISTRIBUTIONS 2
P.40	TIVA ETHERNET
P.41	TIVA IO'S
P.42	TIVA POWER
P.43	TIVA JTAG CONNECTOR&ICD&LED
P.44	TIVA FLASH & RESET
P.45	EEPROM
P.46	BOARD TO BOARD CONNECTOR
P.47	mSATA Connector0
P.48	mSATA Connector1
P.49	PTP Module
P.50	Thermal Sensor & Light Sensor


PAGE	TITLE OF PAGE
P.51	TIVA OCT- IO ISOLATION
P.52	Trusted Platform Module
P.53	IO-Expander
P.54	SuperCap Back-Up
P.55	
P.56	
P.57	
P.58	
P.59	
P.60	
P.61	
P.62	
P.63	
P.64	
P.65	

<















Title		
CLOCK ARCHITECTURE		
Size B	Document Number <Doc>	Rev 1.0
Date: Monday, October 15, 2018	Sheet 7 of 54	1


<51> SOC_TRXFE_GPIO4
<51> SOC_TRXFE_GPIO5
<51> SOC_TRXFE_GPIO6
<8> USER_LED0
<8> USER_LED1
<8> USER_LED2
<36> GPIO37_MEM_RST_L
<19> RTC_IRQ
<25> SD_EMMC_SEL
<41> TIVA_OCT_GPIO1
<41> TIVA_OCT_GPIO2
<41> TIVA_OCT_GPIO3
<41> TIVA_OCT_GPIO4
<49> IDT_1588_1PPS_IN
<49> IDT_1588_CLK_OUT
<49> IDT_1588_1PPS_OUT


USER_LED0
USER_LED1
USER_LED2
R2 0
R911 0
1588_CLK_OUT
1588_1PPS_OUT





Title CN81XX GPIO		
Size	Document Number B	Rev 1.0
Date:	Monday, October 15, 2018	Sheet 8 of 54














CN8130-1500BG676I-SCP-G
Manufacturer Part Number = CN8130-1500BG676I-SCP-G
Manufacturer = CAVIUM




Title		
CN81XX MISCELLANEOUS I/O		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 12 of 54




Title		
CN81XX CORE VDD		
Size	Document Number	Rev
B	<Doc>	1.0
Date: Monday, October 15, 2018		
Sheet 13 of 54		








Title			
CN81XX I/O & MISC VDD			
Size	Document Number		Rev
B	<Doc>		1.0
Date:	Monday, October 15, 2018	Sheet	14 of 54








Delete C215~C218




Layout Note: Use 10 mil for power vias



Title		
CN81XX CORE & DR DECOUPLING		
Size	Document Number	Rev
B	<Doc>	1.0
Date: Monday, October 15, 2018		
Sheet 17 of 54		

Coprocessor-clock (SCLK) PLL multiplier



Description :


0 0 0 0 1	= 350 MHz.
0 0 0 1 0	= 400 MHz.
0 0 0 1 1	= 450 MHz.
0 0 1 0 0	= 500 MHz.
0 0 1 0 1	= 550 MHz.
0 0 1 1 0	= 600 MHz.
0 0 1 1 1	= 650 MHz.
0 1 0 0 0	= 700 MHz. (DEFAULT)

GPIO_12



During flash boot, reserved.
Post-boot, free for board use.

Core-clock (RCLK) PLL multiplier




GPIO_18

Description :

0 0 0 0	0 1 1 0	= 600 MHz.
0 0 0 0	1 0 1 0	= 800 MHz.
0 0 0 0	1 1 1 0	= 1000 MHz.
0 0 0 1	0 0 1 0	= 1200 MHz.
0 0 0 1	0 1 1 0	= 1400 MHz.
0 0 0 1	1 0 0 0	= 1500 MHz. (DEFAULT)
0 0 0 1	1 0 1 0	= 1600 MHz.
0 0 0 1	1 1 1 0	= 1800 MHz.
0 0 1 0	0 0 1 0	= 2000 MHz.

GPIO_10

Trusted-mode




Description :

0 = Non-trusted boot.
1 = Trusted boot.


CN81xx Strapping

RST Boot-strap Method Enumeration



Description :

0 0 1 0	= EMMC_SS
0 0 1 1	= EMMC_LS (Default boot from SD)
0 1 0 1	= SPI24
0 1 1 0	= SPI32
1 0 0 0	= REMOTE
1 0 0 1	= CCPI0
1 0 1 0	= CCPI1
1 0 1 1	= CCPI2
1 1 0 0	= PCIE0
1 1 0 1	= PCIE2




OCT_UART0_RTS_L = 1
OCT_UART1_RTS_L = 1
PLL SOURCE = PLL_REF_CLK




Title		
CN81XX STRAPPING		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 18 of 54

RTC




TLV EEPROM

I2C ADDRESS = 0x54




Temperature Sensor & Fan Controller




I2C ADDRESS = 0x4C

Chassis Fan Header




BGA Fan Header







Layout Notes:
Resistors should
be of 3 pin so
only one can
populate





Title		
RTC & THERMAL SENSORS		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 19 of 54

IIC ADDR: 0X5F












Title		
ETH PORT3 TO BB		
Size	Document Number	Rev
B	<Doc>	1.0
Date: Monday, October 15, 2018		Sheet 24 of 54




eMMC Flash







SPI BOOT FLASH





DEDIPROG HEADER



Title		
BOOT SPI FLASH & NAND FLASH		
Size	Document Number	
	Monday, October 15, 2018	
Rev		1.0
Date:		














Title		
DLM2_1 TO MINI PCIE		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 29 of 54

UNLESS OTHERWISE SPECIFIED:
RESISTORS ARE 0402 PACKAGE, POWER RATING < 0.5W & TOLERANCE > 1%
CAPACITORS ARE 0402 PACKAGE & TOLERANCE OF 10%







Title		
CONTROL:CPU CORE&3V3		
Size B	Document Number	Rev 1.0
Date: Monday, October 15, 2018	Sheet 31 of 54	




Title GATE DRVRS			
Size B	Document Number <Doc>	Rev 1.0	
Date:	Monday, October 15, 2018	Sheet	32 of 54





Title V0P9_DLM&V1P2_DDR		
Size B	Document Number <Doc>	Rev 1.0
Date:	Monday, October 15, 2018	Sheet 34 of 54

POWERUP SEQUENCE







Title		
POWER AND RESET		
Size B	Document Number	Rev 1.0
Date: Monday, October 15, 2018	Sheet 36 of 54	








Title		
CLOCK DISTRIBUTIONS		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 38 of 54





CLOCK 100MHz


		
Title		
CLOCK DISTRIBUTIONS		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 39 of 54




Title TIVA ETHERNET		
Size Custom	Document Number <Doc>	Rev 1.0
Date Monday, October 15, 2018	Sheet 40	of 54



UNLESS OTHERWISE SPECIFIED:
RESISTORS ARE 0402 PACKAGE, POWER RATING < 0.5W & TOLERANCE > 1%
CAPACITORS ARE 0402 PACKAGE & TOLERANCE OF 10%











			
Title: TIVA POWER			
Size	Document Number		Rev
Custom			1.0
Date:	Monday, October 15, 2018	Sheet	42 of 54









Title		
TIVA EEPROM		
Size	Document Number	Rev
A	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 45 of 54





Title BOARD TO BOARD CONNECTOR		
Size C	Document Number <Doc>	Rev 1.0
Date: Monday, October 15, 2018	Sheet 46 of 54	





UNLESS OTHERWISE SPECIFIED:
RESISTORS ARE 0402 PACKAGE, POWER RATING < 0.5W & TOLERANCE > 1%
CAPACITORS ARE 0402 PACKAGE & TOLERANCE OF 10%





coprocessor clock

core clock

bootmethod


<11,18> OCT_SYS_PLL_PMUL0
<11,18> OCT_SYS_PLL_PMUL1
<11,18> OCT_SYS_PLL_PMUL2
<11,18> OCT_SYS_PLL_PMUL3
<11,18> OCT_SYS_PLL_PMUL4

<11,18> OCT_PLL_MUL0
<11,18> OCT_PLL_MUL1
<11,18> OCT_PLL_MUL2
<11,18> OCT_PLL_MUL3
<11,18> OCT_PLL_MUL4
<11,18> OCT_PLL_MUL5

1<11,18> BOOT_METHOD_GPIO_0
0<11,18> BOOT_METHOD_GPIO_1
1<11,18> BOOT_METHOD_GPIO_2
0<11,18> BOOT_METHOD_GPIO_3

<35> TRXFE_PWR_ALRT

<46> 2G_SIM_PRESENCE
<46> 2GMODULE_POWEROFF
<46> TIVA_2GMODULE_PWR_ON
<46> TIVA_SYNCCONN_GPIO1
<50> POWER_TEMP_EVENT0
<50> POWER_TEMP_EVENT1
<50> POWER_TEMP_EVENT1
<50> ETHSW_TEMP_EVENT
<50> ETHSW_TEMP_EVENT
<50> LED_TEMP_EVENT
<50> OCT_TEMP_EVENT
<43> TIVA_USER_LED1
<43> TIVA_USER_LED2
<45> IOEXP_INVEN_EEPROM_WP
<45> IOEXP_ID_EEPROM_WP
<20> ETHSW_TIVA_PME_N
<20> ETHSW_TIVA_IBA
<46> R_IRQ_INTRPT



Title		
IO-EXPANDER		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Monday, October 15, 2018	Sheet 53 of 54

