

TABLE OF CONTENTS

PAGE	TITLE OF PAGE
P.01	COVER PAGE
P.02	TABLE OF CONTENTS
P.03	REVISION HISTORY
P.04	FUNCTIONAL BLOCK DIAGRAM
P.05	POWER BLOCK DIAGRAM
P.06	POWER UP SEQUENCE
P.07	CLOCK ARCHITECTURE
P.08	CNOCT GPIO
P.09	CNOCT DDR4
P.10	CNOCT DLM3:0, RGMII
P.11	CNOCT CONFIGURATION
P.12	CNOCT MISCELLANEOUS I/O
P.13	CNOCT CORE VDD
P.14	CNOCT I/O & MISC VDD
P.15	CNOCT QLM & USB SUPPLY
P.16	CNOCT GND
P.17	CNOCT CORE & DDR DECOUPLING CAPS
P.18	CNOCT STRAPPING
P.19	RTC & THERMAL SENSORS
P.20	ETHERNET SWITCH
P.21	ETHERNET SWITCH POWER
P.22	RJ45 PORT0-PORT1-PORT5
P.23	USB2514BI-USB HUB
P.24	ETH PORT3 TO BB
P.25	BOOT EMMC /MMC

PAGE	TITLE OF PAGE
P.26	BOOT SPI FLASH & NAND
P.27	OCT-UART0
P.28	DLM2_0 TO MINI PCIE
P.29	DLM2_1 TO MINI PCIE
P.30	POWER ENTRY
P.31	CONTLR: CPU CORE & 3V3
P.32	GATE DRVRS : CORE & 3V3
P.33	V3P3_TIVA & 5V REG
P.34	V0P9_DLM & V1P2_DDR
P.35	V1P2,V2P5,V0P9_ PLL
P.36	POWER AND RESET SEQUENCING
P.37	POWER UP SEQUENCE
P.38	CLOCK DISTRIBUTIONS 1
P.39	CLOCK DISTRIBUTIONS 2
P.40	TIVA ETHERNET
P.41	TIVA IO'S
P.42	TIVA POWER
P.43	TIVA JTAG CONNECTOR&ICD&LED
P.44	TIVA FLASH & RESET
P.45	EEPROM
P.46	BOARD TO BOARD CONNECTOR
P.47	mSATA Connector0
P.48	mSATA Connector1
P.49	PTP Module
P.50	Thermal Sensor & Light Sensor

PAGE	TITLE OF PAGE
P.51	TIVA OCT- IO ISOLATION
P.52	Trusted Platform Module
P.53	IO-Expander
P.54	SuperCap Back-Up
P.55	
P.56	
P.57	
P.58	
P.59	
P.60	
P.61	
P.62	
P.63	
P.64	
P.65	
	8000

	9 0	AVIU	IVI	L		
Title						
	TABLE OF CONTENTS					
Size	Document Number B					Rev
	D					1.0
Date:	Monday, September 24, 2018	Sheet	2	of	54	

DESCRIPTION 1.0 initial version 2017-12-12 1.1			
1.1.1 1.modify otherwant swith to MISSESTE 2. modify cit distribution to increased solution 3. and power supplicit VV, 2.97) for MISSESTE 2. modify cit distribution to increased solution 3. and power supplicit VV, 2.97) for MISSESTE 2. modify cit distribution to increased solution 3. and power supplicit VV, 2.97) for MISSESTE 2. modify cit	REV	DESCRIPTION	DATE
2. nodify processor of the publisher o	1.0	initial version	2017-12-12
3. Jundite rests repurse and spit flath, delete boot mand 3. Jundited the patchage of many part 2. and IDT PM modify STC connection 4. In updated the patchage of many part 2. and IDT PM modify 4. and IDT PM modify 5. And IDT PM modify 6. An	1.1	 modify clk distribution to microsemi solution 	2018-1-18
1.1.2 3. modify user_lic etc. 2. and proper Discharge and GANDS person with, page30 2. and proper Discharge and GANDS person with the page30 3. and proper Discharge and GANDS person with the page30 4. and for user and of fages connector name 6. and function block diagram page3 6. and function block diagram page4 6. and function block diagram page4 7. and two sepron for TTVA saving ID, inventory, page49 7. and two sepron for TTVA saving ID, inventory, page49 7. and two sepron for TTVA saving ID, inventory, page49 7. and two sepron for TTVA saving ID, inventory, page49 7. and two sepron for TTVA saving ID, inventory, page49 7. and two sepron for TTVA saving ID, inventory, page49 7. and two sepron for TTVA saving ID, inventory, page40 7. and inventor the page43 8. and inventor the page44 8. and i	1.1.1	2.update reset squence and spi flash, delete boot nand 3.add TPM ,modify SPI connection	
2. add power block diagram pages 3. consent time yearcoom mysion to DBS 4. consent time time time time time time time tim	1.1.2	3. modify uart,iic etc. 4. add power monitor,temp sensor etc	2018-3-14
2.midsty FFF connection accord IDT recommendations.page49 3.add OCT power control sutton and Zpin header at page40. 5.update the pch footprint of all components 6.remove ITS640 at page30 1.1.55 1.1.65 (remove ITS640 at page30 at page40	1.1.3	2. add power block diagram page5 3.connect tiva syncoon gpiol to U82 4.modify some error of offpage connector name 5.add isolation between SDR and TVN/SOC	2018-3-29
3. Don't place R178	1.1.4	2.modify PTP connection accord IDT recommendations.page49	2018-3-30
1.1.6 1.add series resistor,R777-R780, at page40 2.Modify some resistor to DNP, at page51 3. modify some resistor to DNP, at page51 3. modify some component's footprint, and part—number 4.modify TDB pin2,pin3 to V1220, TDB pin5,pin4 to GND,page30 5.Modify SI same as SZ, Modify R745/110/JTAG pcb footprint. 6.delete the no-used connection to Rsvd-pin on mini-pole.page28,page29 7.modify BTI same with BTZ 1.1.7 1.update power block,page4 2. add 12V backup related circuit (LTC4419), page30, 3.add super cap for tiva/tpm/ir, page54 4.add IR sensor, 5.delete 72,927, modify ethsw port1,port2 connect to FXI8-40s-0.8sh. 6.add USB, page53, 7. modify OCT strapping resistor, connect PLL configuration to U89,page53 8,connect BOOT method configer to U89 page53 1.1.8 1.add USB hub 2.add OOM nesistor(package=25120 for DVT test) 3.modify J13,J15 pcb footprint 4.belete D1-D15,C485,C486,C488 5.change J2 package 6,add J32_NUzere circuit add led:D34,D35,D36,D39,D40,D41,D42,D43,D44,D45 7,Add MEZ_WIST boot method to SFI 9.modify J3M2 PCB Footprint with mount ing hole 1.1.9 1.add U92_U33_U34_C910-C912 2.add J72_R008 3.bring back U38_U39 related circuit for TRXFE_12V at page35 1.1.10 1.add R009,R310_R01 R911_R912_R913_R914_R915_R916_R917 2.modify MH16 pcb footprint, 3.modify some error net	1.1.5	3. Don't place R178 4. update uSD connector 5. Add MTGHOLE at page52. 6. modified schemair carcoard the excel review list v1.6, 7. update table contens997s, add R765page 20,21 8. dad STGMI path from ethsw to octeon.dlml ,page20 through out PME signal to TIVA.page20 through out FME signal to TIVA.page20 9. delete TRXFE power ,page35, As will powering R7 through separate cable from power board T 10, change R312 To 150x 11. modify through separate will st ver0.17 11. modify through sex STGMI specified where years and specified with the sex STGMI specified with the	2018-4-11
2. add 12V backup related circuit (LTC4419), page30, 3.add super cap for tiva/tpmir, page34 4. add LR sensor, 5. delete 72,727, modify cethsw port1,port2 connect to FXI8-40s-0.8sh . 6. add US9, page53, 7. modify CT strapping resistor, connect FLL configuration to US9, page53 1.1.8 1.1.8 1.1.8 1.1.8 1.1.8 1.1.9 1.1.9 1.1.9 1.1.9 1.1.9 1.1.0	1.1.6	1.add series resistor,R777-R70, at page40 2.Modifiy some resistor to DNP, at page51 3. modify some component's footprint,and part-number 4.modify 1781 pin2,pin3 to V12P0, TBB pin5,pin4 to GND,page30 5.Modify S1 same as S2, Modify RJ45/J10/JTAG pcb foorprint. 6.delete the no-used connection to Rswd-pin on mini-pcie.page28,page29	2018-4-20
2.add Oohm resistor(package=25120 for DVT test) 3.modify 13,13 pcb footprint 4.Delete D13-D15,485,C486,C488 5.change 27 package 6,add 312,Buzzer circult a d16c1334,D35,D36,D39,D40,D41,D42,D43,D44,D45 7,Add MH2,DM3 8.modify 04fault boot method to SFI 9.modify 03M2 PCB Footprint with mount ing hole 10.add c908,C309 1.1.9 1. add U92,U93,U94,C910-C912 2.add JP2,R908 3.bring back U38,U39 related circuit for TRXFE_12V at page35 1.1.10 1. add R909,R910,R911,R912,R913,R914,R915,R916,R917 2.modify MH16 pcb footprint, 3.modify some error net	1.1.7	2. add 12V backup related circult (LTC4419), page30, 3. add Super cap for tiva/tpm/ir, page54 4. add TB concer.	2018-4-23
2.add JP2,R908 3.bring back U38,U39 related circuit for TRXFE_12V at page35 1.add R909,R910,R911,R912,R913,R914,R915,R916,R917 2.modify MH16 pcb footprint, 3.modify some error net	1.1.8	2.add Oohm resistor(package=25120 for DVT test) 3.modify 13,J15 pch footprint 4.Delete 013-D15,C485,C486,C488 5.change 12-D15,C485,C486,C488 6.add J32,Buzzer circult 7.Add M21,M31:D34,D35,D36,D39,D40,D41,D42,D43,D44,D45 7.Add M21,M31:D34,D35,D36,D39,D40,D41,D42,D43,D44,D45 8.modify default boot method to SFI 9.modify J3M2 PCB Footprint with mount ing hole	2018-4-27
2.modify MH16 pob footprint, 3.modify some error net 1. Change PIMS 1 to CNN setting core clock defull 1 SC(Since the CRI may good in 1 SC(s))	1.1.9	2.add JP2,R908	2018-5-4
1.1.11 1.Change R796.1 to GND, setting core clock defult 1.5G(Since the CPU max speed is1.5Ghz) 2018-5-9	1.1.10	2.modify MH16 pcb footprint,	2018-5-7
	1.1.11	1.Change R796.1 to GND, setting core clock defult 1.5G(Since the CPU max speed is1.5Ghz)	2018-5-9

	REVISION	HISTORY
REV	DESCRIPTION	DATE
1.2	1. Remove VSFO EN,V3F3 EN from TIVA to U33,U28 respectively, 2.delete R767,R916, Place R39 3.Delete R910, Connect R368 to V3F3 4.Delete R910, Connect R368 to V3F3 6.Connect TIVA PF0, PP1 U31 as UART IF 6.Connect TIVA PF0, PP1 U31 as UART IF 7, Connect TIVA PF0, PP1 U31 as UART IF 9, U31 TIVA ENSEST OUT to TIVA PF2 9, U31 TIVA ENSEST OUT to TIVA PF2 10.DET TIVA ENSEST OUT ENSEST OUT TO EXPENDED 10.Add U96,U97 U31 as IIC7, Connect to LED board, add R920,R921 2.2k 10.Add U96,U97 U35 TEVEN CIVEL FOR TIC isolation	2018-5-11
1.2.1	1.modify Tl connection order for easily layout 2.modify U59-U62 pin order for easily layout 3.add jtag chain, 8925-8937 0ohm for jtag chain 4.add D46.D47 ESD protection diode	2018-5-15
1.2.2	1.Add TRXTE DET net for BB board present detection 2.add TIVA Waken function page42	2018-5-17
1.2.3	1.add EBMP feature at page8, add U100,J33	2018-5-25
2.0	1.change R407 to 10K 2. Modify U28 part Number to MP2951-0067-Z 3.change U97,U97 to DNP 4.Modify mastar x1 lane polarity	2018-7-14
2.1	1.modify C325,C326 to DNP 2.Modify X2 part number	2018-7-18

	SCAVIUM	
Title		
	REVISION HISTORY	
Size	Document Number	Rev
	В	1.0
Date:	Monday, September 24, 2018 Sheet 3 of 54	



































































































