

TABLE OF CONTENTS

| PAGE | TITLE OF PAGE |
|------|----------------------------------|
| P.01 | COVER PAGE |
| P.02 | TABLE OF CONTENTS |
| P.03 | REVISION HISTORY |
| P.04 | FUNCTIONAL BLOCK DIAGRAM |
| P.05 | POWER BLOCK DIAGRAM |
| P.06 | POWER UP SEQUENCE |
| P.07 | CLOCK ARCHITECTURE |
| P.08 | CNOCT GPIO |
| P.09 | CNOCT DDR4 |
| P.10 | CNOCT DLM3:0, RGMII |
| P.11 | CNOCT CONFIGURATION |
| P.12 | CNOCT MISCELLANEOUS I/O |
| P.13 | CNOCT CORE VDD |
| P.14 | CNOCT I/O & MISC VDD |
| P.15 | CNOCT QLM & USB SUPPLY |
| P.16 | CNOCT GND |
| P.17 | CNOCT CORE & DDR DECOUPLING CAPS |
| P.18 | CNOCT STRAPPING |
| P.19 | RTC & THERMAL SENSORS |
| P.20 | ETHERNET SWITCH |
| P.21 | ETHERNET SWITCH POWER |
| P.22 | RJ45 PORT0-PORT1-PORT5 |
| P.23 | USB2514BI-USB HUB |
| P.24 | ETH PORT3 TO BB |
| P.25 | BOOT EMMC /MMC |

| PAGE | TITLE OF PAGE |
|------|-------------------------------|
| P.26 | BOOT SPI FLASH & NAND |
| P.27 | OCT-UART0 |
| P.28 | DLM2_0 TO MINI PCIE |
| P.29 | DLM2_1 TO MINI PCIE |
| P.30 | POWER ENTRY |
| P.31 | CONTLR: CPU CORE & 3V3 |
| P.32 | GATE DRVRS : CORE & 3V3 |
| P.33 | V3P3_TIVA & 5V REG |
| P.34 | V0P9_DLM & V1P2_DDR |
| P.35 | V1P2,V2P5,V0P9_ PLL |
| P.36 | POWER AND RESET SEQUENCING |
| P.37 | POWER UP SEQUENCE |
| P.38 | CLOCK DISTRIBUTIONS 1 |
| P.39 | CLOCK DISTRIBUTIONS 2 |
| P.40 | TIVA ETHERNET |
| P.41 | TIVA IO'S |
| P.42 | TIVA POWER |
| P.43 | TIVA JTAG CONNECTOR&ICD&LED |
| P.44 | TIVA FLASH & RESET |
| P.45 | EEPROM |
| P.46 | BOARD TO BOARD CONNECTOR |
| P.47 | mSATA Connector0 |
| P.48 | mSATA Connector1 |
| P.49 | PTP Module |
| P.50 | Thermal Sensor & Light Sensor |
| | |

| PAGE | TITLE OF PAGE |
|------|-------------------------|
| P.51 | TIVA OCT- IO ISOLATION |
| P.52 | Trusted Platform Module |
| P.53 | IO-Expander |
| P.54 | SuperCap Back-Up |
| P.55 | |
| P.56 | |
| P.57 | |
| P.58 | |
| P.59 | |
| P.60 | |
| P.61 | |
| P.62 | |
| P.63 | |
| P.64 | |
| P.65 | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |


| | SCAVIUM | |
|-------|---|------------|
| Title | TABLE OF CONTENTS | |
| | TABLE OF CONTENTS | |
| Size | Document Number | Rev 1.0 |
| | В | 1.0 |
| Date | : Wednesday, May 30, 2018 Sheet 2 of 54 | |


5


| REV | DESCRIPTION | DATE |
|--------|---|------------------------|
| 1.0 | initial version | 2017-12-12 |
| 1 | 1.modfly ethernet swith to KSZ9897R 2. modify clk distribution to microsemi solution 3. add power supply(1.2V,2.5V) for KSZ9897R | 2018-1-18 |
| 1.1.1 | 1. change ddr4 to DDR4 SO-DIMM 2.update reset squence and spi flash,delete boot nand 3.add TPM ,modify SPI connection | 2018-3-12 2018-3-13 |
| 1.1.2 | 1. updated the packages of many part 2. add IDT PTP module 3. modify uart, iic etc. 4. add power monitor,temp sensor etc | 2018-3-14 |
| 1.1.3 | 1. delete the LT8640 and ORING power switch, page30 2. add power block diagram page5 3.connect tiva syncconn gpiol to U82 4.modify some error of offpage connector name 5.add isolation between SDR and TIVA/SOC 6.add function block diagram page4 | 2018-3-29 |
| 1.1.4 | 1.update the iic device of tiva in blockdiagram and circult,page3 2.modify PTP connection accord IDT recommendations.page49 3.add OCT power control switch and 2pin header at page30. 4.add two eeprom for TIVA saving ID,inventory. page45 5.update the pcb footprint of all components 6. remove LT8640-at page30 | 2018-3-30 |
| 1.1.5 | 1.Modify some part's pin name to generate list rightlly(U9,U86,U22-U25) 2.reannotate the part's reference 3. Don't place R178 4.update uSD connector 5.Add MTGROLE at page52. 6.modified schemaitc accoard the excel review list v1.6, 7.update table content 8.modify ethsw to KS29897S, add R769page 20,21 add SGMII path from ethsw to octeon.diml ,page20 through out RME signal to TIVA,page20 9.delete TRXEE power; page35, 8.a will powering RF through separate cable from power board T 10,change R312 TO 150K 11. modify the errors according the review list ver0.17 12. modify the errors according the review list ver0.17 13. modify errors on ksz9897S base MicroChip's review, page20 14, add syncE option ,page49. | 2018-4-11 |
| 1.1.6 | 1.add series resistor, R777-R780, at page40 2.Modify some resistor to DNP, at page51 3. modify some component's footprint, and part-number 4.modify JTBl pin2, pin3 to V12P0, JTBl pin3, pin4 to GND, page30 5.Modify S1 same as S2, Modify RJ45/J10/JTAG pcb foorprint. 6.delete the no-used connection to Rsvd-pin on mini-pcie.page28, page29 7.modify BT1 same with BT2 | 2018-4-20 |
| 1.1.7 | 1. update power block,page4 2. add 12V backup related circult (LTC4419), page30, 3.dd stypt for tiva/tpm/ir, page54 4. add IR sensor For tiva/tpm/ir, page54 6. add IR sensor style for tiva/tpm/ir, page54 7. delete T2,127, modify ethsw port1,port2 connect to FX18-40s-0.8sh 6. add UB9, page53 7. modify OCT strapping resistor, connect PLL configuration to UB9,page53 8,connect BOOT method configer to UB9 page53 | 2018-4-23 |
| 1.1.8 | 1.add USB hub 2.add 00hm resistor(package=25120 for DVT test) 3.modify J13,J15 pcb footprint 4.Delete D13-D15,C485,C486,C488 3.change 3.Desckage 6,add 1ed:D34,D35,D36,D39,D40,D41,D42,D43,D44,D45 7,Add MH2,MH3 8.modify default boot method to SPI 9.modify J3M2 PCB Footprint with mount ing hole 10.add c908,c909 | 2018-4-27 |
| 1.1.9 | 1. add U92 ,U93,U94,C910-C912 2.add JP2,R908 3.bring back U38,U39 related circuit for TRXFE_12V at page35 | 2018-5-4 |
| 1.1.10 | 1.add R909,R910,R911,R912,R913,R914,R915,R916,R917 2.modify MH16 pcb footprint, 3.modify some error net | 2018-5-7 |
| | | |


| | REVISION | HISTORY |
|-------|--|-----------|
| REV | DESCRIPTION | DATE |
| 1.2 | 1. Remove V5FO EN.V3F3 SN from TIVA to U33,U28 respectively, 2.delete R767,R516, Place R33 3.Delete R910, Connect R368 to V3F3 4.Delete R910, Connect R368 to V3F3 4.Delete net: SATAO LED.N.SATAI LED N. 5.add R918,R919 Oblin 7.connect TUA EN EN ENSET OUT to TVA PM2 8.connect TUA ENSET OUT to TVA PM2 8.connect TUA USER LEDI/2 to IO expander 9.use TUA PU3F91 as ILC7, connect to LED board, add R920,R921 2.2k 10.Add U36,U97 11. Add U95 related circult for IIC isolation | 2018-5-11 |
| 1.2.1 | 1.modify T1 connection order for easily layout 2.modify U59-U62 pin order for easily layout 3.add jtag chain, R925-R937 Oohn for jtag chain 4.add D46,D47 E5D protection diode | 2018-5-15 |
| 1.2.2 | 1.Add TRYFE DET net for BB board present detection 2.add TIVA Waken function page42 | 2018-5-17 |
| 1.2.3 | 1.add EBMP feature at page8, add U100,J33 | 2018-5-25 |


| | S CAVIUM | A |
|-------|---|-----|
| Title | | |
| | REVISION HISTORY | |
| Size | Document Number | Rev |
| | В | 1.0 |
| Date | · Wednesday, May 30, 2018 Sheet 3 of 54 | |
































































































































| SCAVIUM | | | | | |
|----------------|---------------------------|-------|----|-------|--------|
| Title | mSATA connector1 | | | | |
| Size | Document Number Custom | | 1 | | F 1 |
| Data | Wednesday, May 30, 2018 | Sheet | 48 | of 54 | • |

