




CN8100-GBCv2


		
Title <Doc>		
Size	Document Number B	Rev 1.0
Date: Wednesday, May 30, 2018		Sheet 1 of 54




PAGE	TITLE OF PAGE
P.01	COVER PAGE
P.02	TABLE OF CONTENTS
P.03	REVISION HISTORY
P.04	FUNCTIONAL BLOCK DIAGRAM
P.05	POWER BLOCK DIAGRAM
P.06	POWER UP SEQUENCE
P.07	CLOCK ARCHITECTURE
P.08	CNOCT GPIO
P.09	CNOCT DDR4
P.10	CNOCT DLM3:0, RGMII
P.11	CNOCT CONFIGURATION
P.12	CNOCT MISCELLANEOUS I/O
P.13	CNOCT CORE VDD
P.14	CNOCT I/O & MISC VDD
P.15	CNOCT QLM & USB SUPPLY
P.16	CNOCT GND
P.17	CNOCT CORE & DDR DECOUPLING CAPS
P.18	CNOCT STRAPPING
P.19	RTC & THERMAL SENSORS
P.20	ETHERNET SWITCH
P.21	ETHERNET SWITCH POWER
P.22	RJ45 PORT0-PORT1-PORT5
P.23	USB2514BI-USB HUB
P.24	ETH PORT3 TO BB
P.25	BOOT EMMC /MMC


PAGE	TITLE OF PAGE
P.26	BOOT SPI FLASH & NAND
P.27	OCT-UART0
P.28	DLM2_0 TO MINI PCIE
P.29	DLM2_1 TO MINI PCIE
P.30	POWER ENTRY
P.31	CONTLR : CPU CORE & 3V3
P.32	GATE DRVRS : CORE & 3V3
P.33	V3P3_TIVA & 5V REG
P.34	V0P9_DLM & V1P2_DDR
P.35	V1P2,V2P5,V0P9_ PLL
P.36	POWER AND RESET SEQUENCING
P.37	POWER UP SEQUENCE
P.38	CLOCK DISTRIBUTIONS 1
P.39	CLOCK DISTRIBUTIONS 2
P.40	TIVA ETHERNET
P.41	TIVA IO'S
P.42	TIVA POWER
P.43	TIVA JTAG CONNECTOR&ICD&LED
P.44	TIVA FLASH & RESET
P.45	EEPROM
P.46	BOARD TO BOARD CONNECTOR
P.47	mSATA Connector0
P.48	mSATA Connector1
P.49	PTP Module
P.50	Thermal Sensor & Light Sensor

[illegible]













Title			
CLOCK ARCHITECTURE			
Size	Document Number	Rev	
B	<Doc>	1.0	
Date:	Wednesday, May 30, 2018	Sheet	7 of 54






5














Title			CN81XX CORE VDD	
Size	Document Number	<Doc>		Rev
B				1.0
Date:	Wednesday, May 30, 2018	Sheet	13 of 54	















Title		
CN81XX GND		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Wednesday, May 30, 2018	Sheet 16 of 54

Delete C215-C218




Layout Note: Use 10 mil for power vias



Title			
CN81XX CORE & DR DECOUPLING			
Size	Document Number		Rev
B	<Doc>		1.0
Date:	Wednesday, May 30, 2018		Sheet
			17 of 54


Coprocessor-clock (SCLK) PLL multiplier



Description :

0 0 0 0 1	= 350 MHz.
0 0 0 1 0	= 400 MHz.
0 0 0 1 1	= 450 MHz.
0 0 1 0 0	= 500 MHz.
0 0 1 0 1	= 550 MHz.
0 0 1 1 0	= 600 MHz.
0 0 1 1 1	= 650 MHz.
0 1 0 0 0	= 700 MHz. (DEFAULT)


Core-clock (RCLK) PLL multiplier



Description :

0 0 0 0	0 1 1 0	= 600 MHz.
0 0 0 0	1 0 1 0	= 800 MHz.
0 0 0 0	1 1 1 0	= 1000 MHz.
0 0 0 1	0 0 1 0	= 1200 MHz.
0 0 0 1	0 1 1 0	= 1400 MHz.
0 0 0 1	1 0 0 0	= 1500 MHz. (DEFAULT)
0 0 0 1	1 0 1 0	= 1600 MHz.
0 0 0 1	1 1 1 0	= 1800 MHz.
0 0 1 0	0 0 1 0	= 2000 MHz.


Trusted-mode



Description :


0 = Non-trusted boot.
1 = Trusted boot.

RST Boot-strap Method Enumeration



Description :


0 0 1 0	= EMMC_SS
0 0 1 1	= EMMC_LS (Default boot from SD)
0 1 0 1	= SPI24
0 1 1 0	= SPI32
1 0 0 0	= REMOTE
1 0 0 1	= CCPI0
1 0 1 0	= CCPI1
1 0 1 1	= CCPI2
1 1 0 0	= PCIE0
1 1 0 1	= PCIE2



OCT_UART0_RTS_L = 1
OCT_UART1_RTS_L = 1
PLL_SOURCE = PLL_REF_CLK




Title			
CN81XX STRAPPING			
Size	Document Number	Rev	
B	<Doc>	1.0	
Date:	Wednesday, May 30, 2018	Sheet	18 of 54




TLV EEPROM

I2C ADDRESS = 0x54




Temperature Sensor & Fan Controller




Chassis Fan Header

Layout Notes:
Resistors should
be of 3 pin so
only one can
populate


BGA Fan Header









Title			
RTC & THERMAL SENSORS			
Size	Document Number	Rev	
B	<Doc>	1.0	
Date:	Wednesday, May 30, 2018	Sheet	19 of 54






LED4_1	LED3_1	Manage IF
0	0	MDIO
0	1	I2C default
1	X	SPI








Title ETH PORT3			
Size A4	Document Number	<Doc>	
Date: Wednesday, May 30, 2018	Sheet 21	of 54	
			Rev 1.0





Title RJ45 PORT0		
Size Custom	Document Number <Doc>	Rev 1.0
Date: Wednesday, May 30, 2018	Sheet 22	of 54



Title		
ETH PORT3 TO BB		
Size	Document Number	Rev
B	<Doc>	1.0
Date: Wednesday, May 30, 2018		Sheet 24 of 54







Title			
DLM2_1 TO MINI PCIE			
Size	Document Number	<Doc>	Rev
B			1.0
Date:	Wednesday, May 30, 2018	Sheet	29 of 54

UNLESS OTHERWISE SPECIFIED:
RESISTORS ARE 0402 PACKAGE, POWER RATING < 0.5W & TOLERANCE > 1%
CAPACITORS ARE 0402 PACKAGE & TOLERANCE OF 10%

12V OCT power monitor
Address: 0X44

operation 4.5-13.8

Place R867, R868 after U27

U90 pcb layout recommend

CAVIUM


Title: POWER ENTRY

Size: Document Number: Custom


Date: Wednesday, May 30, 2018

Sheet 30 of 54






Rev 1.0





U90 pcb layout recommend









Title			
POWER ENTRY			
Size	Document	Number	Rev
Custom		<Doc>	1.0
Date:	Wednesday, May 30, 2018		Sheet 30 of 54



Title			
GATE DRVRS			
Size	Document Number	Rev	
B	<Doc>	1.0	
Date:	Wednesday, May 30, 2018	Sheet	32 of 54




Title			
VOP9_DLM&V1P2_DDR			
Size	Document Number	<Doc>	Rev
B			1.0
Date:	Wednesday, May 30, 2018	Sheet	34 of 54




Title	V1P2,V2P5,V0P9_PLL		
Size	Document Number	<Doc>	Rev 1.0
Date:	Wednesday, May 30, 2018	Sheet 35 of 54	


POWERUP SEQUENCE



Title			
POWER AND RESET			
Size B	Document Number		Rev 1.0
Date:	Wednesday, May 30, 2018	Sheet 36 of 54	




Title		
POWER UP SEQUENCE		
Size	Document Number	Rev
B		1.0
Date: Wednesday, May 30, 2018		Sheet 37 of 54




CLOCK 100MHz




Title		
CLOCK DISTRIBUTIONS		
Size	Document Number	Rev
B	<Doc>	1.0
Date: Wednesday, May 30, 2018		
Sheet 38 of 54		





Title		
CLOCK DISTRIBUTIONS		
Size	Document Number	Rev
B	<Doc>	1.0
Date: Wednesday, May 30, 2018		Sheet 39 of 54







UNLESS OTHERWISE SPECIFIED:
RESISTORS ARE 0402 PACKAGE, POWER RATING < 0.5W & TOLERANCE > 1%
CAPACITORS ARE 0402 PACKAGE & TOLERANCE OF 10%









			
Title			
TIVA POWER			
Size	Document Number		Rev
Custom			1.0
Date:	Wednesday, May 30, 2018	Sheet	42 of 54










Title			
TIVA JTAG CONNECTOR			
Size	Document Number	Rev	
B	<Doc>	1.0	
Date:	Wednesday, May 30, 2018	Sheet	43 of 54





Title			TIVA FLASH & RESET
Size	Document Number	Custom	Rev 1.0
Date:	Wednesday, May 30, 2018	Sheet	44 of 54







Title		
TIVA EEPROM		
Size	Document Number	Rev
A	<Doc>	1.0
Date:	Wednesday, May 30, 2018	Sheet 45 of 54










UNLESS OTHERWISE SPECIFIED:
RESISTORS ARE 0402 PACKAGE, POWER RATING < 0.5W & TOLERANCE > 1%
CAPACITORS ARE 0402 PACKAGE & TOLERANCE OF 10%





coprocessor clock
0 <11,18> OCT_SYS_PLL_PMUL0
0 <11,18> OCT_SYS_PLL_PMUL1
0 <11,18> OCT_SYS_PLL_PMUL2
1 <11,18> OCT_SYS_PLL_PMUL3
0 <11,18> OCT_SYS_PLL_PMUL4

core clock
0 <11,18> OCT_PLL_MUL0
0 <11,18> OCT_PLL_MUL1
0 <11,18> OCT_PLL_MUL2
1 <11,18> OCT_PLL_MUL3
1 <11,18> OCT_PLL_MUL4
0 <11,18> OCT_PLL_MUL5






bootmethod
1 <11,18> BOOT_METHOD_GPIO_0
0 <11,18> BOOT_METHOD_GPIO_1
1 <11,18> BOOT_METHOD_GPIO_2
0 <11,18> BOOT_METHOD_GPIO_3

<35> TRXFE_PWR_ALRT

<46> 2G_SIM_PRESENCE
<46> 2GMODULE_POWEROFF
<46> TIVA_2GMODULE_PWR_ON
<46> TIVA_SYNCONN_GPIO1
<50> POWER_TEMP_EVENT0
<50> POWER_TEMP_EVENT1
<50> ETHSW_TEMP_EVENT
<50> LED_TEMP_EVENT
<50> OCT_TEMP_EVENT
<43> TIVA_USER_LED1
<43> TIVA_USER_LED2
<45> IOEXP_INVEN_EEPROM_WP
<45> IOEXP_ID_EEPROM_WP
<20> ETHSW_TIVA_PME_N
<20> ETHSW_TIVA_IBA
<46> R_IRQ_INTRPT

POWER_TEMP_EVENT0
POWER_TEMP_EVENT1
ETHSW_TEMP_EVENT
LED_TEMP_EVENT
OCT_TEMP_EVENT

R702 10K
R703 10K
R0402 ?%



Title IO-EXPANDER			
Size B	Document Number <Doc>	Rev 1.0	
Date: Wednesday, May 30, 2018	Sheet 53	of 54	

