




HEXFET® Power MOSFET


	Q1	Q2	
$V_{ t DSS}$	25	25	V
$R_{DS(on)}$ max (@V _{GS} = 4.5V)	4.60	1.45	mΩ
Qg (typical)	10	31	nC
I _D (@T _C = 25°C)	35⑦	35⑦	Α

D1 (10) Q1 5 SW G1 3 G2 S2 (9) 8 G2



Applications • Control and

Control and Synchronous MOSFETs for synchronous buck converters



Features

i eatures	
Control and synchronous MOSFETs in one package	
Low charge control MOSFET (10nC typical)	
Low R _{DSON} synchronous MOSFET (<1.45mΩ)	results in
Intrinsic Schottky Diode with Low Forward Voltage on Q2	\Rightarrow
RoHS Compliant, Halogen-Free	
MSL1, Industrial Qualification	

Benefits

	Increased power density
	Lower switching losses
n	Lower conduction losses
	Lower Switching Losses
	Environmentally friendlier
	Increased reliability

Base part number	Package Type	Standard P	ack	Orderable Part Number
		Form Quantity		
IRFH4253DPbF	Dual PQFN 5mm x 6mm	Tape and Reel	4000	IRFH4253DTRPbF

Absolute Maximum Ratings

	Parameter		Q2 Max.	Units
V_{GS}	Gate-to-Source Voltage		20	V
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 4.5V	64@⑦	145@⑦	А
I _D @ T _C = 70°C	Continuous Drain Current, V _{GS} @ 4.5V	51@⑦	116@⑦	
I _D @ T _C = 25°C Continuous Drain Current, V _{GS} @ 4.5V (Source Bonding Technology Limited)		35⑦	35⑦	
I _{DM}	Pulsed Drain Current	120	580®	
P _D @T _C = 25°C Power Dissipation		31	50	W
$P_D @ T_C = 70^{\circ}C$ Power Dissipation		20	32	
	Linear Derating Factor	0.25	0.40	W/°C
T _J Operating Junction and		55.4-	. 450	°C
T_{STG}	Storage Temperature Range	-55 10	-55 to + 150	

Thermal Resistance

	Parameter	Q1 Max.	Q2 Max.	Units
R _{θJC} (Bottom)	Junction-to-Case 4	4.0	2.5	
R _{θJC} (Top)	Junction-to-Case 4	20	13	°C/W
$R_{\theta JA}$	Junction-to-Ambient ©	34	38	
R _{θJA} (<10s)	Junction-to-Ambient ©	24	24	

Notes ① through ® are on page 12



Static @ $T_J = 25$ °C (unless otherwise specified)

	Parameter	<u> </u>	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	Q1	25			V	$V_{GS} = 0V, I_D = 250\mu A$
		Q2	25				$V_{GS} = 0V, I_D = 1.0mA$
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	Q1		22		mV/°C	Reference to 25°C, I _D = 1.0mA
		Q2		22		1	Reference to 25°C, I _D = 10mA
		Q1		2.50	3.20		V _{GS} = 10V, I _D = 30A ③
R _{DS(on)}	Static Drain-to-Source On-Resistance	Q2		0.90	1.10	mΩ	V _{GS} = 10V, I _D = 30A ③
, ,		Q1		3.70	4.60	1	V _{GS} = 4.5V, I _D = 30A ③
		Q2		1.15	1.45	1	V _{GS} = 4.5V, I _D = 30A ③
$V_{GS(th)}$	Gate Threshold Voltage	Q1	1.1	1.6	2.1	V	Q1: $V_{DS} = V_{GS}$, $I_{D} = 35\mu A$
,		Q2	1.1	1.6	2.1	1	Q2: $V_{DS} = V_{GS}$, $I_{D} = 100 \mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient	Q1		-5.7		mV/°C	Q1: $V_{DS} = V_{GS}$, $I_{D} = 35\mu A$
33(11)		Q2		-8.9		1	Q2: $V_{DS} = V_{GS}$, $I_{D} = 100 \mu A$
I _{DSS}	Drain-to-Source Leakage Current	Q1			1.0	μA	$V_{DS} = 20V, V_{GS} = 0V$
		Q2		 	250	1 .	$V_{DS} = 20V$, $V_{GS} = 0V$
I _{GSS}	Gate-to-Source Forward Leakage	Q1/Q2			100	nA	V _{GS} = 20V
- 50	Gate-to-Source Reverse Leakage	Q1/Q2	 	 	-100	1	V _{GS} = -20V
gfs	Forward Transconductance	Q1	131	 		S	V _{DS} = 10V, I _D = 30A
l		Q2	164			1	V _{DS} = 10V, I _D = 30A
$\overline{Q_g}$	Total Gate Charge	Q1		10	15		50 1 , 5 11
9	3.00	Q2		31	47	1	
Q _{gs1}	Pre-Vth Gate-to-Source Charge	Q1		2.5		1	Q1
931	The same of the sa	Q2		4.9		1	V _{DS} = 13V
$\overline{Q_{gs2}}$	Post-Vth Gate-to-Source Charge	Q1		1.6		1	V _{GS} = 4.5V, I _D = 30A
ys2	out the case to counce on ange	Q2		5.4		nC	
Q_gd	Gate-to-Drain Charge	Q1		3.8		1	Q2
∽ gu	Sale to Draw Sharge	Q2		12		1	V _{DS} = 13V
Q_{godr}	Gate Charge Overdrive	Q1		2.1		1	V _{GS} = 4.5V, I _D = 30A
godi		Q2		8.7		1	
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})	Q1		5.4		1	
Sw	Smon Sharge (ags2 agu)	Q2		17.4		1	
Q _{oss}	Output Charge	Q1		10		nC	V _{DS} = 16V, V _{GS} = 0V
Coss	Sulput Shangs	Q2		31		1	los iot, tgs ot
R_{G}	Gate Resistance	Q1		2.4		Ω	
· · · · ·	Cate Resistance	Q2		1.1			
$t_{d(on)}$	Turn-On Delay Time	Q1		10			Q1
ca(on)	Tam on Boldy Time	Q2		16		1	V _{DS} = 13V V _{GS} = 4.5V
t_{r}	Rise Time	Q1		61		1	$I_D = 30A$, Rg = 1.8 Ω
4 r	THOS THING	Q2		98		ns	10 - 30A, 1Xg - 1.0s2
t _{d/off})	Turn-Off Delay Time	Q2 Q1		13			Q2
t _{d(off)}	Tan On Bolay Time	Q2		26		1	$V_{DS} = 13V V_{GS} = 4.5V$
t_{f}	Fall Time	Q2 Q1		15		1	$I_D = 30A$, Rg = 1.8 Ω
- 1		Q2		65		1	
C _{iss}	Input Capacitance	Q2 Q1		1314			
∪ ISS	input Capacitatice	Q1 Q2		3756	H	-	V _{GS} = 0V
<u> </u>	Output Capacitance	Q2 Q1		365	 	pF	$V_{GS} = 0V$ $V_{DS} = 13V$
C_{oss}	Оприт Сараспансе	Q1 Q2		1205		μ	f = 1.0 MHz
<u> </u>	Povorco Transfor Consoitones					-	y – 1.0ΙνΙΠΖ
C_{rss}	Reverse Transfer Capacitance	Q1		92		-	
		Q2		286			



Avalanche Characteristics

	Parameter	Тур.	Q1 Max.	Q2 Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②		61	568	mJ
I _{AR}	Avalanche Current ①		30	60	Α

Diode Characteristics

	Parameter		Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current	Q1			35⑦	Α	MOSFET symbol
	(Body Diode)	Q2			35⑦		showing the
I _{SM}	Pulsed Source Current	Q1			120	Α	integral reverse 👊 🛄
	(Body Diode)	Q2			580®		p-n junction diode.
V_{SD}	Diode Forward Voltage	Q1			1.0	V	$T_J = 25^{\circ}C$, $I_S = 30A$, $V_{GS} = 0V$
		Q2			0.75		$T_J = 25^{\circ}C$, $I_S = 30A$, $V_{GS} = 0V$
t _{rr}	Reverse Recovery Time	Q1		16		ns	Q1 $T_J = 25^{\circ}C$, $I_F = 30A$
		Q2		29			V _{DD} = 13V, di/dt = 235A/µs ③
Q_{rr}	Reverse Recovery Charge	Q1		13		nC	Q2 $T_J = 25^{\circ}C$, $I_F = 30A$
		Q2		41			V _{DD} = 13V, di/dt = 250A/μs ③






Fig 1. Typical Output Characteristics




Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 2. Typical Output Characteristics




Fig 4. Typical Output Characteristics




Fig 6. Typical Transfer Characteristics






Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 9. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 11. Maximum Safe Operating Area




Fig 8. Typical Capacitance vs. Drain-to-Source Voltage




Fig 10. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 12. Maximum Safe Operating Area




Fig 13. Normalized On-Resistance vs. Temperature




Fig 15. Typical Source-Drain Diode Forward Voltage




Fig 17. Typical On-Resistance vs. Gate Voltage




Fig 14. Normalized On-Resistance vs. Temperature




Fig 16. Typical Source-Drain Diode Forward Voltage




Fig 18. Typical On-Resistance vs. Gate Voltage




Fig 19. Maximum Drain Current vs. Case Temperature




Fig 21. Threshold Voltage vs. Temperature




Fig 23. Maximum Avalanche Energy vs. Drain Current




Fig 20. Maximum Drain Current vs. Case Temperature




Fig 22. Threshold Voltage vs. Temperature




Fig 24. Maximum Avalanche Energy vs. Drain Current






Fig 25. Max Avalanche Current vs. Pulse Width (Q1)




Fig 26. Max Avalanche Current vs. Pulse Width (Q2)




Fig 27. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Q1)






Fig 28. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Q2)






Fig 29. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 30a. Unclamped Inductive Test Circuit




Fig 31a. Switching Time Test Circuit




Fig 32a. Gate Charge Test Circuit




Fig 30b. Unclamped Inductive Waveforms




Fig 31b. Switching Time Waveforms






Fig 32b. Gate Charge Waveform



Dual PQFN 5x6 Outline "H" Package Details






	Dimension Table						
Symbol A	٧	NOTE					
100/ SS	MINIMUM	NOMINAL	MAXIMUM				
Α	0.80	0.90	1.00				
A 1	0.00	0.02	0.05				
Ь	0.30	0.40	0.50	6			
D		6.00 BSC					
E		5.00 BSC					
е		1.27 BSC					
D 1	2.42	2.57	2.67				
E 1	4.41	4 .5 6	4 .6 6				
D 2	0.78	0.78 0.93 1.03					
E 2	4.01						
K	0.20						
L 1	1.67						
L 2	0.40	0.50	0.60				

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.irf.com/technical-info/appnotes/an-1136.pdf
For more information on package inspection techniques, please refer to application note AN-1154: http://www.irf.com/technical-info/appnotes/an-1154.pdf


PQFN 5x6 Outline "H" Part Marking



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Dual PQFN 5x6 Outline Tape and Reel



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Qualification Information[†]

Qualification level	Industrial (per JEDEC JESD47F ^{††} guidelines)				
Moisture Sensitivity Level	DUAL PQFN 5mm x 6mm (per JEDEC J-STD-020D ^{††)}				
RoHS Compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/product-info/reliability
- †† Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C,

Q1: L = 0.14mH,
$$R_G = 50\Omega$$
, $I_{AS} = 30A$;

Q2: L =
$$0.32$$
mH, R_G = 50Ω , I_{AS} = 60 A.

- ③ Pulse width ≤ $400\mu s$; duty cycle ≤ 2%.
- \P R_{θ} is measured at T_J approximately 90°C.
- When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details: <u>http://www.irf.com/technical-info/appnotes/an-994.pdf</u>
- © Calculated continuous current based on maximum allowable junction temperature.
- © Current is limited to Q1 = 35A & Q2 = 35A by source bonding technology.
- Pulsed drain current is limited to 140A by source bonding technology.



Revision History

Date	Comments
08/06/2013	 Added the FastIRFET logo, on page 1. Changed the package limitation current from 45A to 35A, on page 1. Added the part marking drawing, on page 11.
01/16/2014	Updated the MSL level from MSL2 to MSL1, on page 1 & 12.
05/21/2014	 Updated fig. 25 to show the max avalanche plateau at 35A, on page 8. Corrected fig. 26 to cap the curves at package limitation current of 35A, on page 8.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

International Rectifier:

IRFH4253DTRPBF