```
`default nettype none
                                                                      (iowadr == 8) ? {28'b0, gpi} : 0;
module top ( // Lattice iCE40 version PDR 7.11.19 / 19.11.19
                                                                  assign SCLK = spiCtrl[3] ^ sclko;
 // adapted from NW 27.5.09 LL 10.12.09 NW 28.7.2011
                                                                  assign SS = ~spiCtrl[1:0]; // active-low slave selects
 input wire OSCIN, rstBtn, output reg LED,
 input wire MISO, output wire MOSI, SCLK, output wire [1:0] SS,
                                                                  always @(posedge clk) begin
                                                                    cnt0 \le cnt0 = cnt0 = cnt0 + 1:
 inout wire [3:0] apio);
                                                                    cnt1 <= cnt0Limit ? cnt1 + 1 : cnt1;</pre>
reg [31:0] cnt1; // milliseconds
                                                                    rst \le cnt0Limit \& (cnt1[3:0] == 0) ? rstBtn : rst;
reg [15:0] cnt0; // clks
                                                                    LED \le -rst ? 0 : (iowr & (iowadr == 1)) ? outbus[0] : LED;
                                                                    spiCtrl \le rst ? 0 : (iowr & (iowadr == 5)) ? outbus[3:0] :
reg [3:0] gpo, gpoc; // gpio out & output ctrl
req [3:0] spiCtrl;
                                                                  spiCtrl;
reg rst, clk50, clk;
                                                                    qpo \le -rst ? 0 : (iowr & (iowadr == 8)) ? outbus[3:0] : qpo;
                                                                    gpoc <= ~rst ? 0 : (iowr & (iowadr == 9)) ? outbus[3:0] : gpoc;</pre>
wire [31:0] inbus, outbus;
                                                                  end
wire [15:0] spiRx;
wire [5:0] ioadr; // I/O port addr (byte)
                                                                  always @ (posedge OSCIN) clk50 <= ~clk50;
                                                                  always @ (posedge clk50) clk <= ~clk:
wire [3:0] iowadr; // I/O port addr (word)
wire [3:0] gpi; // gpio in
                                                                  endmodule
wire iord, iowr, spiRdy, sclko, misoi, cnt0Limit;
                                                                  //-----
                                                                  module IOBUFR( // 9.11.19 PDR
                                                                  // iCE40 native registered-input tristate I/O buffer
RISCO riscx(.clk(clk), .rst(rst), .iord(iord), .iowr(iowr),
   .ioadr(ioadr), .inbus(inbus), .outbus(outbus));
                                                                    input wire clk, input wire en, out,
SPI spi(.clk(clk), .rst(rst), .rdy(spiRdy), .wide(spiCtrl[2]),
                                                                    output wire in, inout wire pin);
  .start(iowr & (iowadr ==
                                                                  SB IO #(.PULLUP(1'b1), // weak pullup enabled
4)), .dataTx(outbus[15:0]), .dataRx(spiRx),
  .MISO(misoi), .MOSI(MOSI), .SCLK(sclko));
                                                                      .PIN TYPE(6'b1010 00)) // PIN OUTPUT TRISTATE,
                                                                  PIN INPUT REGISTERED
                                                                    iobuf(.INPUT CLK(clk), .OUTPUT CLK(clk), .OUTPUT ENABLE(en),
IOBUFR
misobuf(.clk(clk), .en(1'b0), .out(1'b0), .in(misoi),.pin(MISO));
                                                                      .D OUT O(out), .D IN O(in), .PACKAGE PIN(pin));
genvar i;
                                                                  endmodule
generate for (i = 0; i < 4; i = i+1)
                                                                  //-----
 IOBUFR gpiobuf(.clk(clk), .en(gpoc[i]),
                                                                  module RISCO( // 8.11.19 PDR
    .out(gpo[i]), .in(gpi[i]), .pin(gpio[i]));
                                                                    // adapted from NW 8.10.12 rev. 26.12.2013
endgenerate
                                                                    input wire clk, rst, output wire iord, iowr, input wire [31:0]
                                                                  inbus,
assign cnt0Limit = (cnt0 == 24999);
                                                                    output wire [5:0] ioadr, output wire [31:0] outbus);
assign iowadr = ioadr[5:2];
assign inbus = (iowadr == 0) ? cnt1 :
                                                                  reg [31:0] R [0:15]; // array of 16 registers
    (iowadr == 4) ? \{16'b0, spiRx\} :
                                                                  reg [31:0] H; // aux register
    (iowadr == 5) ? \{30'b0, misoi, spiRdy\} :
                                                                  rea [11:0] PC;
```

```
reg N, Z, C, OV; // condition flags
                                                                          ROR = p \& (op == 3), AND = p \& (op == 4), ANN = p \& (op == 4)
req stall1;
                                                                       5),
                                                                          IOR = p \& (op == 6), XOR = p \& (op == 7), ADD = p \& (op == 7)
wire [63:0] product;
                                                                       8),
wire [32:0] aluRes;
                                                                          SUB = p \& (op == 9), MUL = p \& (op == 10), DIV = p \& (op == 10)
wire [31:0] IR, A, B, CO, C1, regmux, dmin, dmout;
                                                                       11):
wire [31:0] s1, s2, s3, t1, t2, t3, quotient, remainder;
                                                                       assign LDR = p \& \neg q \& \neg u, STR = p \& \neg q \& u;
wire [15:0] imm;
                                                                       assign BR = p\&q;
wire [13:0] off, dmadr;
                                                                       assign A = R[ira0], B = R[irb], C0 = R[irc]; // register data
wire [11:0] pcmux, nxpc;
                                                                       signals
wire [3:0] op, ira, ira0, irb, irc;
                                                                       assign ira0 = BR ? 15 : ira;
wire [2:0] cc;
                                                                       assign C1 = \neg q ? C0 : \{\{16\{v\}\}\}, imm\};
                                                                       assign dmadr = B[13:0] + off;
wire [1:0] sc1, sc0; // shift counts
                                                                       assign dmwr = STR & ~stall;
wire p, q, u, v, w; // instruction fields
wire MOV, LSL, ASR, ROR, AND, ANN, IOR, XOR; // operation
                                                                       assign dmin = A;
signals
                                                                       assign ioenb = (dmadr[13:6] == 8'b111111111);
wire ADD, SUB, MUL, DIV, LDR, STR, BR;
                                                                       assign iowr = STR & ioenb, iord = LDR & ioenb;
wire cond, S, sa, sb, sc, regwr, dmwr, ioenb;
                                                                       assign ioadr = dmadr[5:0];
wire stall, stallL, stallM, stallD;
                                                                       assign outbus = A;
ROM PM (.clk(clk), .adr(pcmux[10:0]), .data(IR));
                                                                       assign sc0 = C1[1:0]; // Arithmetic-logical unit (ALU)
RAM DM
                                                                       assign sc1 = C1[3:2]; // shifter for ASR and ROR
(.clk(clk), .we(dmwr), .adr(dmadr[12:2]), .din(dmin), .dout(dmout
                                                                       assign s1 = (sc0 == 3) ? \{(w ? B[2:0] : \{3\{B[31]\}\}), B[31:3]\} :
));
                                                                            (sc0 == 2) ? \{(w ? B[1:0] : \{2\{B[31]\}\}), B[31:2]\} :
Multiplier mulUnit (.clk(clk), .run(MUL), .stall(stallM),
                                                                            (sc0 == 1) ? \{(w ? B[0] : B[31]), B[31:1]\} : B;
                                                                       assign s2 = (sc1 == 3) ? \{(w ? s1[11:0] : \{12\{s1[31]\}\}),
   .u(\sim u), .x(B), .y(C1), .z(product);
Divider divUnit (.clk(clk), .run(DIV), .stall(stallD),
                                                                       s1[31:12] :
   .u(\sim u), .x(B), .y(C1), .quot(quotient), .rem(remainder));
                                                                            (sc1 == 2) ? \{(w ? s1[7:0] : \{8\{s1[31]\}\}), s1[31:8]\} :
                                                                            (sc1 == 1) ? \{(w ? s1[3:0] : \{4\{s1[31]\}\}), s1[31:4]\} : s1;
// decodina
                                                                       assign s3 = C1[4] ? {(w ? s2[15:0] : {16{s2[31]}}}), s2[31:16]} :
assign p = IR[31], q = IR[30], u = IR[29], v = IR[28];
                                                                       s2:
assign w = IR[16];
                                                                       assign t1 = (sc0 == 3) ? \{B[28:0], 3'b0\} : // shifter for LSL
assign cc = IR[26:24];
                                                                            (sc0 == 2) ? \{B[29:0], 2'b0\} :
assign ira = IR[27:24], irb = IR[23:20], irc = IR[3:0];
                                                                            (sc0 == 1) ? \{B[30:0], 1'b0\} : B;
assign op = IR[19:16];
                                                                       assign t2 = (sc1 == 3) ? \{t1[19:0], 12'b0\} :
assign imm = IR[15:0];
                                                                            (sc1 == 2) ? \{t1[23:0], 8'b0\} :
assign off = IR[13:0]; //[19:14] not used
                                                                            (sc1 == 1) ? \{t1[27:0], 4'b0\} : t1;
assign MOV = \sim p & (op == 0), LSL = \sim p & (op == 1), ASR = \sim p & (op
                                                                       assign t3 = C1[4] ? {t2[15:0], 16'b0} : t2;
                                                                       assign aluRes =
== 2),
                                                                          MOV ? (q ?
```

```
(\sim u ? \{\{16\{v\}\}, imm\} : \{imm, 16'b0\}) :
                                                                        end
    (~u ? C0 : (~v ? H : {N, Z, C, OV, 20'b0, 8'b10100000}))) :
  LSL ? t3 : (ASR|ROR) ? s3 :
                                                                        endmodule
  AND ? B & C1 : ANN ? B & ~C1 : IOR ?B|C1: XOR ? B ^ C1 :
                                                                        //-----
  ADD ? B + C1 + (u \& C) : SUB ? B - C1 - (u \& C) :
                                                                        module Multiplier ( // NW 14.9.2015
  MUL ? product[31:0] : DIV ? quotient : 0;
                                                                          input wire clk, run, u, input wire [31:0] x, y,
assign regwr = \sim p \& \sim stall \mid (LDR \& stall1) \mid (BR \& cond \& v);
                                                                          output wire stall, output wire [63:0] z);
assign regmux =
  (LDR & ~ioenb) ? dmout :
                                                                        reg [63:0] P; // product
  (LDR & ioenb) ? inbus :
                                                                        req [5:0] S;
                                                                                        // state
  (BR & v) ? {18'b0, nxpc, 2'b0} : aluRes;
                                                                        wire [32:0] w1;
assign S = N ^ OV;
                                                                        wire [31:0] w0;
assign nxpc = PC + 1;
                                                                        assign stall = run & \sim(S == 33);
assign cond = IR[27] ^
                                                                        assign w0 = P[0] ? y : 0;
  ((cc == 0) \& N | // MI, PL
                                                                        assign w1 = (S == 32) \& u ? \{P[63], P[63:32]\} - \{w0[31], w0\} :
   (cc == 1) \& Z | // EQ, NE
                                                                               \{P[63], P[63:32]\} + \{w0[31], w0\};
   (cc == 2) \& C | // CS, CC
                                                                        assign z = P;
   (cc == 3) \& 0V | // VS, VC
                                                                        always @ (posedge clk) begin
   (cc == 4) \& (C|Z) | // LS, HI
                                                                          P \leftarrow (S == 0) ? \{32'b0, x\} : \{w1[32:0], P[31:1]\};
   (cc == 5) \& S | // LT, GE
                                                                          S <= run ? S+1 : 0:
   (cc == 6) \& (S|Z) | // LE, GT
                                                                        end
   (cc == 7)); // T, F
                                                                        endmodule
assign pcmux = (\sim rst) ? 0 : stall ? PC :
  (BR \& cond \& u) ? off[11:0] + nxpc :
                                                                        module Divider( // NW 20.9.2015 // PR 9.11.19
  (BR & cond & ~u) ? CO[13:2] : nxpc;
                                                                          input wire clk, run, u, input wire [31:0] x, y, // y>0
assign sa = aluRes[31];
                                                                          output wire stall, output reg [31:0] quot, rem);
assign sb = B[31];
                                                                        reg [63:0] RO;
assign sc = C1[31] ^ SUB;
                                                                        reg [5:0] S; // state
assign stall = stallL | stallM | stallD;
                                                                        wire [63:0] R00;
assign stallL = LDR & ~stall1;
                                                                        wire [31:0] \times 0, w0, w1;
                                                                        wire sign;
always @ (posedge clk) begin
                                                                        assign stall = run & \sim(S == 33);
  PC <= pcmux;
                                                                        assign sign = x[31] \& u;
  stall1 <= stallL;</pre>
                                                                        assign x0 = sign ? -x : x;
  R[ira0] <= regwr ? regmux : A;
                                                                        assign w0 = R0[62: 31];
  N \leq \text{regwr} ? \text{regmux}[31] : N;
                                                                        assign w1 = w0 - y;
  Z \le \text{regwr} ? (\text{regmux}[31:0] == 0) : Z;
                                                                        assign R00 = (S == 0) ? {32'b0, x0}
  C <= (ADD|SUB) ? aluRes[32] : C;</pre>
                                                                          : {(w1[31] ? w0 : w1), RQ[30:0], ~w1[31]};
  OV \leftarrow (ADD|SUB)? (sa & \simsb & \simsc | \simsa & sb & sc) : OV;
  H <= MUL ? product[63:32] : DIV ? remainder : H;
                                                                        always @ (posedge clk) begin
```

```
RISCO.v
```

```
R0 <= R00;
                                                                 always @(posedge clk) begin
                                                                   if (we) mem[adr] <= din;</pre>
  S \le run ? S+1 : 0;
                                                                   dout <= mem[adr];</pre>
  quot <= \sim sign ? RQ0[31:0] :
  (R00[63:32] == 0) ? -R00[31:0] : -R00[31:0] - 1;
                                                                 end
  rem \le sign? R00[63:32] : (R00[63:32] == 0)? 0 : y -
                                                                 endmodule
                                                                 //-----
R00[63:321:
                                                                  `ifdef TEST
end
endmodule
                                                                 module ROM(input wire clk, // PDR 7.11.19 / 12.11.19
                                                                   input wire [10:0] adr, output reg [31:0] data);
module SPI( // PDR 7.11.19 / 12.11.19
  input wire clk, rst, start, wide, output reg rdy,
                                                                   always @(posedge clk) // basic assurance test
 input wire [15:0] dataTx, output wire [15:0] dataRx,
                                                                     data \le (adr == 0) ? 32'h42130014
 input MISO, output MOSI, output SCLK);
                                                                       : (adr == 1) ? 32'hA20FFFC4
                                                                       : (adr == 2) ? 32'h820FFFD4
                                                                       : (adr == 3) ? 32'h42230001
reg [15:0] shreg;
                                                                       : (adr == 4) ? 32'hE8000001
reg [7:0] tick;
                                                                       : (adr == 5) ? 32'hA10FFFD0
reg [3:0] bitcnt;
wire endbit, endtick;
                                                                       : (adr == 6) ? 32'h41180001
                                                                       : (adr == 7) ? 32'hE7FFFFF8 : 0;
assign endtick = (tick == 249); // 25MHz clk / 250 = 100Kbps
                                                                 endmodule
assign endbit = (bitcnt[2:0] == 7) \& (\sim wide \mid bitcnt[3]);
                                                                  `endif
                                                                 //-----
assign dataRx = {wide ? shreg[15:8] : 8'b0, shreg[7:0]};
                                                                 // $ yosys -DTEST -p 'synth ice40 -blif risc0.blif' RISC0.v
assign MOSI = (rst \mid rdy) ? 1 : wide ? shreq[15] : shreq[7];
assign SCLK = (\sim rst \mid rdy) ? 0 : tick[7];
                                                                 // $ arachne-pnr -d 8k -P tg144:4k -o risc0.asc -p RISC0.pcf \
                                                                        risc0.blif
                                                                 // $ icetime -d hx8k -P tg144:4k -p RISCO.pcf -t riscO.asc
always @ (posedge clk) begin
 tick \leftarrow (\simrst | rdy | endtick) ? 0 : tick + 1;
                                                                 // $ cat 64xFF.bin risc0.bin 8xFF.bin > risc0.dfu \
                                                                        && dfu-suffix -a risc0.dfu
  rdy <= (~rst | endtick & endbit) ? 1 : start ? 0 : rdy;
  bitcnt <= (~rst | start) ? 0 : (endtick & ~endbit) ? bitcnt + 1
                                                                 // $ dfu-util -D risc0.dfu
                                                                 // $ dd if=/dev/zero ibs=64 count=1 | tr "\000" "\377" \
                                                                        > 64xFF.bin
 shreq \leq rst ? -1 : start ? dataTx : endtick ? \{\text{shreq}[14:0],
MISO} : shreg;
                                                                 // $ dd if=64xFF.bin ibs=8 count=1 > 8xFF.bin
end
endmodule
//-----
module RAM(input wire clk, we, // PDR 7.11.19
 input wire [10:0] adr, input wire [31:0] din, output reg [31:0]
dout);
reg [31:0] mem [0:2047]; // 2K words
```