

Sommaire

Simulation fonctionnelle des principaux modules VHDL


- 1. Gestion horloge: stimuli et test bench
- 2. State machine moteur pas à pas : stimuli et test bench
- 3. Encodeur numérique: stimuli et test bench
- 4. Liaison RX moteur: stimuli et test bench
- 5. Multiplexage-décodage : stimuli et test bench

Ecriture des stimuli test bench : gestion d'horloge moteur pas à pas

```
-- Instantiate the Unit Under Test (UUT)
library IEEE;
                                                                                   uut: clock manager CmodA7 PORT MAP (
use IEEE.STD_LOGIC_1164.ALL;
                                                                                      clk => clk,
                                                                                       reset => reset,
entity gestion horloge thw is
                                                                                      clk_div1 => clk_div1,
-- Port ();
                                                                                      clk_div2 => clk_div2
end gestion horloge tbw;
                                                                                       );
architecture Behavioral of gestion horloge tbw is
                                                                                    --generation d'un signal d'horloge @ 12MHz
                                                                                   clkgen: process
component clock manager CmodA7
                                                                                    begin
    port (clk:in STD LOGIC; --12MHz
                                                                                   clk <='1';
          reset: in STD LOGIC;
                                                 Déclaration du composant
                                                                                   wait for 41.66ns;
          clk div1: out STD LOGIC; --1000Hz
                                                                                   clk <='0';
          clk div2: out STD LOGIC); --255Hz
                                                                                   wait for 41.66ns:
end component;
                                                                                    end process;
  signal clk : std_logic;
                                                                                   resetgen: process
  signal reset : std logic;
                                                                                    begin
  signal clk div1: STD LOGIC;
                                                                                   reset <='1';
  signal clk div2: STD LOGIC;
                                                                                   wait for 100ms;
                                                                                   reset <='0';
begin
                                                                                   wait;
                                                                                   end process;
                                                                                   end Behavioral;
```

Fichier de simulation

Test bench: gestion d'horloge moteur pas à pas



Fabrice Wiotte LPL

Ecriture des stimuli test bench : gestion state machine moteur pas à pas


```
signal clk: std logic;
library IEEE;
                                                                                 signal reset : std logic;
use IEEE.STD LOGIC 1164.ALL;
                                                                                 signal visu UP: std logic;
entity state machine moteur tbw is
                                                                                 signal visu DOWN: std logic;
-- Port ();
                                                                                 signal bouton UP: std logic;
end state machine moteur tbw;
                                                                                 signal bouton DOWN: STD LOGIC;
architecture Behavioral of state machine moteur tbw is
                                                                                 signal change_frequency_motor: STD_LOGIC_VECTOR (7 downto 0);
                                                                                 signal Commandes demi pas: STD LOGIC VECTOR (3 downto 0);
component state machine stepper motor
                                                                                 signal vers change frequency motor: STD LOGIC VECTOR (7 downto 0);
Port (
     clk: in STD_LOGIC; --255Hz
                                                                               begin
     bouton UP: in STD LOGIC;
     bouton DOWN: in STD LOGIC;
                                                                                 -- Instantiate the Unit Under Test (UUT)
     change frequency motor: in STD LOGIC VECTOR (7 downto 0);
                                                                                    uut: state machine stepper motor PORT MAP (
     Commandes demi pas: out STD LOGIC VECTOR (3 downto 0);
                                                                                    clk => clk,
     vers change frequency motor: out STD LOGIC VECTOR (7 downto 0);
                                                                                    reset => reset,
     reset: in STD LOGIC;
                                                                                    visu UP => visu UP,
     visu UP: out STD LOGIC;
                                                                                    visu DOWN => visu DOWN,
     visu DOWN: out STD LOGIC);
                                                                                    bouton UP => bouton UP,
end component;
                                                                                    bouton DOWN => bouton DOWN,
                                                                                    change frequency motor => change frequency motor,
                                                                                    Commandes demi pas => Commandes demi pas,
                                                                                    vers change frequency motor => vers change frequency motor
                                                                                    );
```

Fichier de simulation


Ecriture des stimuli test bench : gestion state machine moteur pas à pas

```
buttonupgen: process
--generation d'un signal d'horloge @ 255Hz
                                                                                begin
 clkgen: process
                                                                                bouton UP <='0';
 begin
                                                                                bouton_DOWN <='0';
 clk <='1';
                                                                                wait for 10ms;
 wait for 4ms;
                                                                                bouton UP <='1';
 clk <='0';
                                                                                bouton DOWN <='0';
 wait for 4ms;
                                                                                wait for 1000ms;
 end process;
                                                                                bouton_DOWN <='1';
                                                                                bouton UP <='0';
 resetgen: process
                                                                                wait for 1000ms;
 begin
                                                                                end process;
 reset <='1';
 wait for 1ms;
                                                                                change_frequency_motorgen : process
 reset <='0';
                                                                                begin
 wait;
                                                                                change frequency motor <="00000001";
 end process;
                                                                                wait for 10ms;
                                                                                change frequency motor <="11100000";
                                                                                wait for 250ms;
                                                                                change_frequency_motor <="00011010";</pre>
                                                                                wait for 250ms;
                                                                                change frequency motor <="01011010";
                                                                                wait for 250ms;
                                                                                end process;
                                                                                end Behavioral;
```

test bench : gestion state machine moteur pas à pas



test bench : gestion state machine moteur pas à pas




Ecriture des stimuli test bench : encodeur numérique moteur pas à pas


```
--generation d'un signal d'horloge @ 255Hz
library IEEE;
                                                                                                 clkgen: process
use IEEE.STD LOGIC 1164.ALL;
                                                                                                 begin
entity codeur num tbw is
                                                                                                 clk <='1';
-- Port ():
                                                                                                 wait for 4ms;
end codeur num tbw;
                                                                                                 clk <='0';
                                                                                                 wait for 4ms;
architecture Behavioral of codeur num tbw is
                                                                                                 end process;
component codeur num
                                                                                                 resetgen: process
   Port (CLK: in STD LOGIC; --255Hz
                                                                                                 begin
        reset: in STD LOGIC;
                                                                                                 reset <='1';
        rotary A:in STD LOGIC;
                                                                                                 wait for 1ms;
        rotary B:in STD LOGIC;
                                                                                                 reset <='0';
        compte out codeur: out STD LOGIC VECTOR(7 downto 0));
                                                                                                 wait;
end component;
                                                                                                 end process;
                                                                                                 rotary Agen: process
  signal clk: std logic;
                                                                                                 begin
  signal reset : std logic;
                                                                                                 rotary A \le 1';
  signal rotary A: STD LOGIC;
                                                                                                 wait for 100ms;
  signal rotary B:STD LOGIC;
                                                                                                 rotary A \le 0';
  signal compte out codeur: STD LOGIC VECTOR(7 downto 0);
                                                                                                 wait for 100ms;
begin
                                                                                                 end process;
-- Instantiate the Unit Under Test (UUT)
                                                                                                 rotary_Bgen : process
 uut: codeur num PORT MAP (
                                                                                                 begin
     clk => clk,
                                                                                                 rotary B <='1';
     reset => reset,
                                                                                                 wait for 50ms;
     rotary A => rotary A,
                                                                                                 rotary B <='0';
     rotary B => rotary B,
                                                                                                 wait for 100ms;
     compte out codeur => compte out codeur
                                                                                                 rotary B <='1';
     );
                                                                                                 wait for 50ms;
                                                                                                 end process;
                                                                                                 end Behavioral;
```

test bench : encodeur numérique moteur pas à pas

Rotation CW



test bench : encodeur numérique moteur pas à pas



Ecriture des stimuli test bench : liaison RX moteur pas à pas

```
LIBRARY ieee;
                                                                               signal RX Byte: STD LOGIC VECTOR (7 downto 0);
USE ieee.std logic 1164.ALL;
                                                                               signal clk: std logic;
USE ieee.numeric std.ALL;
                                                                               signal data send : std logic;
                                                                               signal RX Serial: std logic;
entity UART rx tbw is
-- Port ();
                                                                               -- Low-level byte-write
end UART rx tbw;
                                                                               procedure UART_WRITE_BYTE (
                                                                               data in : in std logic vector(7 downto 0);
architecture Behavioral of UART rx tbw is
                                                                               signal serial: out std logic)
                                                                               is
component UART RX
                                                                               begin
port (
                                                                              -- Send Start Bit
         : in std logic;
  clk
                                                                              serial <= '0';
  RX Serial : in std logic;
                                                                              wait for c BIT PERIOD;
  data send : out std logic;
  RX Byte : out std logic vector(7 downto 0)
                                                                              -- Send Data Byte
                                                                               for i in 0 to 7 loop
end component;
                                                                               serial <= data in(i);
                                                                               wait for c_BIT_PERIOD;
  -- Test Bench uses a 12MHz Clock
                                                                               end loop;
  -- Want to interface to 9600 baud UART
  -- 12000000 / 9600 = 1250 Clocks Per Bit.
                                                                              -- Send Stop Bit
  constant c CLKS PER BIT: integer := 1250;
                                                                               serial <= '1';
  constant c BIT PERIOD: time := 104.16 us; --9600bps
                                                                               wait for c BIT PERIOD;
                                                                               end UART WRITE BYTE;
```


Fichier de simulation

Ecriture des stimuli test bench : liaison RX moteur pas à pas

```
begin
-- Instantiate the Unit Under Test (UUT)
     uut: UART RX PORT MAP (
     RX_Byte => RX_Byte,
     data_send => data_send,
     RX_Serial => RX_Serial,
     clk => clk
  --generation d'un signal d'horloge @ 12MHz
  clkgen: process
  begin
  clk <='1';
  wait for 41.66ns;
  clk <='0';
  wait for 41.66ns;
  end process;
  process
  begin
  -- Send a command to the UART
  wait until rising_edge(clk);
  UART_WRITE_BYTE(X"4D", RX_Serial);
  wait until rising_edge(clk);
  end process;
  end Behavioral;
```

Fichier de simulation

test bench : liaison RX moteur pas à pas



Ecriture des stimuli test bench : multiplexage décodage

```
library IEEE;
                                                                                              begin
use IEEE.STD LOGIC 1164.ALL;
                                                                                              -- Instantiate the Unit Under Test (UUT)
                                                                                                   uut: mux decode PORT MAP (
entity mux decode thw is
                                                                                                   SEL => SEL,
end mux decode tbw;
                                                                                                   A => A.
                                                                                                   B \Rightarrow B.
architecture Behavioral of mux decode tbw is
                                                                                                   C \Rightarrow C,
component mux decode
                                                                                                   D \Rightarrow D.
                                                                                                   afficheur 0 => afficheur 0,
Port ( A: in STD LOGIC VECTOR (3 downto 0);
                                                                                                   afficheur 1 => afficheur 1,
     B: in STD LOGIC VECTOR (3 downto 0);
                                                                                                   afficheur 2 => afficheur 2,
     C: in STD LOGIC VECTOR (3 downto 0);
                                                                                                   afficheur 3 => afficheur 3,
     D: in STD LOGIC VECTOR (3 downto 0);
                                                                                                   sortie mux => sortie mux
     SEL: in STD LOGIC VECTOR (1 downto 0);
                                                                                                   );
     afficheur 0:out STD LOGIC;
     afficheur 1: out STD LOGIC;
                                                                                                stim proc: process
     afficheur 2: out STD LOGIC;
                                                                                                begin
     afficheur 3: out STD LOGIC;
                                                                                                A <= "0011":
     sortie mux: out STD LOGIC VECTOR (3 downto 0)
                                                                                                B <= "1100";
                                                                                                C <= "0101":
end component;
                                                                                                D <= "1111";
  signal SEL: STD LOGIC VECTOR (1 downto 0):= "00";
                                                                                                SEL <="00";
  signal A: STD LOGIC VECTOR (3 downto 0):= "0000";
                                                                                                wait for 10ms:
  signal B: STD LOGIC VECTOR (3 downto 0):= "0000";
                                                                                                SEL <="01";
  signal C: STD LOGIC VECTOR (3 downto 0):= "0000";
                                                                                                wait for 10ms;
  signal D: STD LOGIC VECTOR (3 downto 0):= "0000";
                                                                                                SEL <="10";
  signal sortie mux: STD LOGIC VECTOR (3 downto 0):= "0000";
                                                                                                wait for 10ms;
  signal afficheur 0:STD LOGIC;
                                                                                                SEL <="11":
  signal afficheur 1:STD LOGIC;
                                                                                                wait for 10ms;
  signal afficheur 2:STD LOGIC;
                                                                                                end process;
  signal afficheur 3:STD LOGIC;
                                                                                                end Behavioral;
```

Fichier de simulation

test bench : multiplexage décodage

