


8-bit times

Commodore PET Video – Part 3

The 8296 Model!

How does it work?
What's so special about it?
Demo Reaction!



Commodore PET Video

Five different types of Video output



2001:

- 40x25 chars
- fixed timing
- 1k VRAM
- „snow“

2001N / 3032:

- 40x25 chars
- fixed timing
- 1k VRAM

4032

- 40x25 chars
- CRTC timing
- 1k VRAM

8032

- 80x25 chars
- CRTC timing
- 2k VRAM

8296

- 80x25 chars
- CRTC timing
- 8k VRAM

Commodore PET Video Part 3

Five different types of Video output



2001:

- 40x25 chars
- fixed timing
- 1k VRAM
- „snow“

2001N / 3032:

- 40x25 chars
- fixed timing
- 1k VRAM

4032

- 40x25 chars
- CRTC timing
- 1k VRAM

8032

- 80x25 chars
- CRTC timing
- 2k VRAM

8296

- 80x25 chars
- CRTC timing
- 8k VRAM
- 128k RAM
- 8096 ext.

Commodore PET Video Part 3

Five different types of Video output



2001:

- 40x25 chars
- fixed timing
- 1k VRAM
- „snow“

2001N / 3032:

- 40x25 chars
- fixed timing
- 1k VRAM

4032


- 40x25 chars
- CRTC timing
- 1k VRAM

8032


- 80x25 chars
- CRTC timing
- 2k VRAM

8296


- 80x25 chars
- CRTC timing
- 8k VRAM
- 128k RAM




PET - 2001-4032




What if?




Replace RAM by extended Video RAM!




Then add 80 cols & 8096 extension ...




... and we get the 8296!






But what's strange for 1 MHz 80 col machine:



Single video RAM data bus?


RAM access timing

But what's strange for 1 MHz 80 col machine:




Single video RAM data bus?

It's the timing!



faster RAM, 2 page mode read cycles per Phi1


How does dRAM work?




- Only half the address lines as one expects – split into row and column addresses
- 1st Row address is sent, using /RAS going low
- Then Column address is send, using /CAS going low
- When transfer is done, /CAS and /RAS go high


How does dRAM work?

●PAGE MODE READ CYCLE




Master timing





Video address mapping

Video Addresses



CPU
Addresses

- Extended Address decoders for 16 (8 row, 8 col) address bits
- Corresponding address selectors enabled via Phi1:
 - 0 is video
 - 1 is CPU
- Two different setups for 40 and 80 column machines – for the CPU addresses!
 - Same chips – just different locations on the board

Address mapping 40/80 columns

Video		CPU			
Select: LOW is Row → A inputs; HIGH is Column → B inputs		Select: HIGH is Row → B inputs; LOW is Column → A inputs			
Row	Col	40 cols		80 cols	
		7	FA15	8	BA15/FA15
		6	14	7	14
		5	12	6	13
		4	11	5	12
		3	10	4	11
		2	9	3	10
		1	8	2	9
		0	13	1	0

- MUXA/CRTCLK is used to select – and is different polarity for CPU vs. Video accesses!
- Video Row being MA0-7 is important, to have dRAM refresh cycles
- Video mapping corresponds to 40 column – 80 column CPU addresses are shifted one bit
- Video has 12 valid address bits (MA0-11) + CLKLVA for dual fetch during single cycle
 - So, the CRTC can read 8k VRAM. The CPU can read/write \$8xxx, but write only to \$9xxx (RAM under ROM)

Video Timing

Video Timing

- Different monitor hardware
 - „new“ swivel monitor with new schematics
 - Shared with 700 series (CBM-II)
- Do they need different timing?





ROM Video Timing



4032

8032

8296

ROM #	901499-01		901498-01		901474-03.bin		901474-04-3681		324243-01.bin "E-901474-04" in ROM		324243-03.bin "E-324243-03" in ROM		324243-04.bin "E-324243-04" in ROM	
	60 Hz		50 Hz		60 Hz		60 Hz		50 Hz		50 Hz		50 Hz	
	text	graphics	text	graphics	text	graphics	text	graphics	text	graphics	text	graph	text	graph
System clock [MHz]	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R0 – horizontal total	49	49	49	49	49	49	49	49	49	49	58	58	58	58
R1 – horizontal display	40	40	40	40	40	40	40	40	40	40	40	40	40	40
R2 – horizontal sync	41	41	41	41	41	41	41	41	41	41	44	44	44	44
R3 – sync width	15	15	15	15	15	15	15	15	15	15	8	8	8	8
R4 – vertical total	32	40	39	49	32	40	39	49	39	49	32	41	32	41
R5 – vertical adjust	3	5	0	0	3	5	0	0	0	0	9	3	9	3
R6 – vertical display	25	25	25	25	25	25	25	25	25	25	25	25	25	25
R7 – vertical sync	29	33	32	37	29	33	32	37	32	37	29	34	29	34
R9 – scanlines/char	9	7	9	7	9	7	9	7	9	7	9	7	9	7
Time / scanline [us]	50	50	50	50	50	50	50	50	50	50	59	59	59	59
horizontal Freq. [kHz]	20,00	20,00	20,00	20,00	20,00	20,00	20,00	20,00	20,00	20,00	16,95	16,95	16,95	16,95
Scanlines / char	10	8	10	8	10	8	10	8	10	8	10	8	10	8
scanlines total	333	333	400	400	333	333	400	400	400	400	339	339	339	339
Framerate / vert. Freq (Hz)	60,06	60,06	50,00	50,00	60,06	60,06	50,00	50,00	50,00	50,00	50,00	50,00	50,00	50,00

This is like the 8032, unlike the other 8296 timings



Other ROM timings seem to exist

ROM #	4032						8032						8296					
	901499-01		901498-01		901474-03.bin		901474-04-0283.bin PAL Standard		901474-04-3681		324243-01.bin "E-901474-04" in ROM		324243-03.bin "E-324243-03" in ROM		324243-04.bin "E-324243-04" in ROM			
	60 Hz		50 Hz		60 Hz		50 Hz		60 Hz		50 Hz		50 Hz		50 Hz			
System clock [MHz]	text	graphics	text	graphics	text	graphics	text	graphics	text	graphics	text	graphics	text	graphics	text	graph	text	graph
R0 – horizontal total	49	49	49	49	49	49	63	63	49	49	49	49	58	58	58	58	58	58
R1 – horizontal display	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40	40
R2 – horizontal sync	41	41	41	41	41	41	50	50	41	41	41	41	44	44	44	44	44	44
R3 – sync width	15	15	15	15	15	15	8	8	15	15	15	15	8	8	8	8	8	8
R4 – vertical total	32	40	39	49	32	40	32	36	39	49	39	49	32	41	32	41	32	41
R5 – vertical adjust	3	5	0	0	3	5	16	17	0	0	0	0	9	3	9	3	9	3
R6 – vertical display	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25
R7 – vertical sync	29	33	32	37	29	33	29	32	32	37	32	37	29	34	29	34	29	34
R9 – scanlines/char	9	7	9	7	9	7	8	7	9	7	9	7	9	7	9	7	9	7
Time / scanline [us]	50	50	50	50	50	50	64	64	50	50	50	50	59	59	59	59	59	59
horizontal Freq. [kHz]	20,00	20,00	20,00	20,00	20,00	20,00	15,63	15,63	20,00	20,00	20,00	20,00	16,95	16,95	16,95	16,95	16,95	16,95
Scanlines / char	10	8	10	8	10	8	9	8	10	8	10	8	10	8	10	8	10	8
scanlines total	333	333	400	400	333	333	313	313	400	400	400	400	339	339	339	339	339	339
Framerate / vert. Freq (Hz)	60,06	60,06	50,00	50,00	60,06	60,06	49,92	49,92	50,00	50,00	50,00	50,00	50,00	50,00	50,00	50,00	50,00	50,00


This PAL timing ROM seems to exist as official ROM,
But it is a true outlier

What timing is „correct“?

VIDEO SERIE 700

8296					
324243-01.bin		324243-03.bin		324243-04.bin	
"E-901474-04" in ROM		"E-324243-03" in ROM		"E-324243-04" in ROM	
text	graphics	text	graph	text	graph
1	1	1	1	1	1
49	49	58	58	58	58
40	40	40	40	40	40
41	41	44	44	44	44
15	15	8	8	8	8
39	49	32	41	32	41
0	0	9	3	9	3
25	25	25	25	25	25
32	37	29	34	29	34
9	7	9	7	9	7
50	50	59	59	59	59
20,00	20,00	16,95	16,95	16,95	16,95
10	8	10	8	10	8
400	400	339	339	339	339
50,00	50,00	50,00	50,00	50,00	50,00

- Neither timing conforms to the monitor's specs...




Demo reaction


Schematics deep dive

6

SEE SHEET 1




Master timing




4


Address Mux



64k dRAM




CPU data buffer



八


NOTE: U810 & U811 ARE THE SAME MULTIPLEXERS AS U810 & U811, BUT DIFFERENT POSITIONS.



(8)

REVISED		DESCRIPTION		DATE	APPROVED
LTR	ZONE				
SEE SHEET 1					

2nd 64k dRAM



Summary

Commodore PET Video Part 3

Five different types of Video output



2001:

- 40x25 chars
- fixed timing
- 1k VRAM
- „snow“

2001N / 3032:

- 40x25 chars
- fixed timing
- 1k VRAM

4032

- 40x25 chars
- CRTC timing
- 1k VRAM

8032

- 80x25 chars
- CRTC timing
- 2k VRAM

8296

- 80x25 chars
- CRTC timing
- 8k VRAM