





# PCB temperature sensor




Title: Controller temperati	ure sensing	Rev: 1
Sheet: /Board temperature/		ld: 2/34
PowerDesigns.ca - CC-B'	Y-SA	Date: 2019-08-15
4	5	













Title: 5v to 3.3v con	ditioning Rev: 1	
Sheet: /Accel input condition	oning/ Id: 6/34	
PowerDesigns.ca — C	C-BY-SA Date: 2019-08-15	
4	5 6	6



Title: 5v to 3.3v con	ditioning Rev: 1	ning Rev: 1	
Sheet: /Regen input conditi	oning/ Id: 7/34	ld: 7/34	
PowerDesigns.ca — (	C-BY-SA Date: 2019-08-15	Y-SA Date: 2019-08-15	
4	5	5	5 1









fc = 170khz


see simulation projects in /simulation/ folder

Title: Differential to single ended	Rev: 1
Sheet: /Vbus_conditioning/	ld: 8/34
PowerDesigns.ca — CC—BY—SA	Date: 2019-08-15

# Protected, 1A Open drain outputs








These circuits can be reconfigured to work as a 12V open drain output for fans, relays or pumps.


Remember TPSMF4L5.0A is a 5v zener

Title: Protected outputs		Rev: 1
Sheet: /Protected GPIOs/		ld: 9/34
PowerDesigns.ca - CC-BY-SA		Date: 2019-08-15
4	5	


### GATE DRIVER INTERFACE



Title: Gate Driver Interface		Rev: 1
Sheet: /Gate driver interface A/		ld: 10/34
PowerDesigns.ca - CC-BY-SA		Date: 2019-08-15
4	5	6



# 0-650V phase voltage measurement using isolation amplifier



VDD2 = 2.7 V to 3.6 V 3.3 2.7 Output Voltage (V) 2.4 2.1 1.8 1.5 1.2 0.9 0.6 0.3 -400 -300 -200 -100 0 100 Input Voltage (mV)

1 Features

Shunt Resistors

· ±250-mV Input Voltage Range Optimized for

Low Offset Error: 1.5 mV Maximum
 Low Noise: 3.1 mV<sub>RMS</sub> Typical

· Low High-Side Supply Current:

Fixed Gain: 8 (0.5% accuracy)
 High Common Mode Rejection Ratio: 108 dB
 3.3-V Operation on Low-Side

· Certified Galvanic Isolation:

Temperature Range

· Input Bandwidth: 60 kHz Minimum

Working Voltage: 1200 V<sub>PEAK</sub>
 Transient Immunity: 10 kV/µs Minimum
 Typical 10-Year Lifespan at Rated Working

8 mA Maximum at 5 V

· Very Low Nonlinearity: 0.075% Maximum at 5 V

- UL1577 and VDE V 0884-10 Approved


Voltage (see Application Report SLLA197)


• Fully Specified Over the Extended Industrial

Isolation Voltage: 4250 V<sub>PEAK</sub> (AMC1200B)

Title: High Voltage se	ensing	Rev: 1
Sheet: /Phase A sense/shee	et5CAC8881/	ld: 12/34
		Date: 2019-08-15
4	5	6

## ISOLATED POWER SUPPLY





#### 11.2 Layout Example





Figure 57. Layout Example of a 2-Layer Board (SN6501)


Title: Isolated DC/DC supply	Rev: 1
Sheet: /Phase A sense/sheet5CAC8882/	ld: 13/34
PowerDesigns.ca — CC-BY-SA	Date: 2019-08-15
4 5	

### GATE DRIVER INTERFACE




Title: Gate Driver Interface		Rev: 1
Sheet: /Gate driver interface B/		ld: 14/34
PowerDesigns.ca - CC-BY-SA		Date: 2019-08-15
4	5	6


### GATE DRIVER INTERFACE



Title: Gate Driver Into	erface	Rev: 1	
Sheet: /Gate driver interfac	e C/	ld: 15/34	
PowerDesigns.ca — C	C-BY-SA	Date: 2019-08-15	
4	5		6



# 0-650V phase voltage measurement using isolation amplifier



VDD2 = 2.7 V to 3.6 V 3.3 2.7 Output Voltage (V) 2.4 2.1 1.8 1.5 1.2 0.9 0.6 0.3 **-400 -300 -200 -100** 0 100 Input Voltage (mV)

1 Features

Shunt Resistors

· ±250-mV Input Voltage Range Optimized for

Low Offset Error: 1.5 mV Maximum
 Low Noise: 3.1 mV<sub>RMS</sub> Typical

· Low High-Side Supply Current:

Fixed Gain: 8 (0.5% accuracy)
 High Common Mode Rejection Ratio: 108 dB
 3.3-V Operation on Low-Side

· Certified Galvanic Isolation:

Temperature Range

· Input Bandwidth: 60 kHz Minimum

Working Voltage: 1200 V<sub>PEAK</sub>
 Transient Immunity: 10 kV/µs Minimum
 Typical 10-Year Lifespan at Rated Working

8 mA Maximum at 5 V

· Very Low Nonlinearity: 0.075% Maximum at 5 V

- UL1577 and VDE V 0884-10 Approved


Voltage (see Application Report SLLA197)


• Fully Specified Over the Extended Industrial

Isolation Voltage: 4250 V<sub>PEAK</sub> (AMC1200B)

Title: High Voltage s	ensing	Rev: 1
Sheet: /Phase B sense/she	et5CAC8881/	ld: 17/34
PowerDesigns.ca — (	CC-BY-SA	Date: 2019-08-15
	4	

## ISOLATED POWER SUPPLY





#### 11.2 Layout Example






Figure 57. Layout Example of a 2-Layer Board (SN6501)

Title: Isolated DC/DC supply	Rev: 1
Sheet: /Phase B sense/sheet5CAC8882/	ld: 18/34
PowerDesigns.ca — CC—BY—SA	Date: 2019-08-15
4 5	



# 0-650V phase voltage measurement using isolation amplifier



	3.6 3.3 V	/DD2 = 2	2.7 V to	3.6 V _			_	- VOU	
	2.7								
Volta	2.1 1.8 1.5								
(	1.2 0.9				$\times$				
	0.6								
	-400	-300	-200	-100 Input	0 Voltage	100 e (mV)	200	300	400

1 Features

Shunt Resistors

· ±250-mV Input Voltage Range Optimized for

Low Offset Error: 1.5 mV Maximum
 Low Noise: 3.1 mV<sub>RMS</sub> Typical

· Low High-Side Supply Current:

Fixed Gain: 8 (0.5% accuracy)
 High Common Mode Rejection Ratio: 108 dB
 3.3-V Operation on Low-Side

· Certified Galvanic Isolation:

Temperature Range

· Input Bandwidth: 60 kHz Minimum

Working Voltage: 1200 V<sub>PEAK</sub>
 Transient Immunity: 10 kV/µs Minimum
 Typical 10-Year Lifespan at Rated Working

8 mA Maximum at 5 V

· Very Low Nonlinearity: 0.075% Maximum at 5 V


- UL1577 and VDE V 0884-10 Approved


Voltage (see Application Report SLLA197)
Fully Specified Over the Extended Industrial

Isolation Voltage: 4250 V<sub>PEAK</sub> (AMC1200B)

Title: High Voltage se	ensing Rev: 1
Sheet: /Phase C sense/shee	t5CAC8881/ Id: 20/34
PowerDesigns.ca — C	C-BY-SA Date: 2019-08-15
4	5 6

## ISOLATED POWER SUPPLY





#### 1µF/10V 1µF/16V

00

O VIA to Power Ground Plane

O O SN6501

GND

00

Input Buffer

Capacitor

00

00

Power

THE HARDWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY.

Center-Tap

Capacitor

Figure 57. Layout Example of a 2-Layer Board (SN6501)

Isolation

Transforme

ISO-Ground

Vout

00

ISO Ground

1µF/16V

Output Buffer

Capacitor


little: Isolated DC/DC	supply	Rev: 1	
Sheet: /Phase C sense/she	et5CAC8882/	ld: 21/34	
PowerDesigns.ca — C	C-BY-SA	Date: 2019-08-15	ı
4	5		6


# 0-650V phase voltage measurement using isolation amplifier

#### Features ±250-mV Input Voltage Range Optimized for Shunt Resistors

- Very Low Nonlinearity: 0.075% Maximum at 5 V
- Low Offset Error: 1.5 mV Maximum
- Low Noise: 3.1 mV<sub>RMS</sub> Typical
- Low High-Side Supply Current: 8 mA Maximum at 5 V
- · Input Bandwidth: 60 kHz Minimum
- Fixed Gain: 8 (0.5% accuracy)
- High Common Mode Rejection Ratio: 108 dB
- 3.3-V Operation on Low-Side
   Certified Galvanic Isolation:
- Certified Galvanic Isolation
- UL1577 and VDE V 0884-10 Approved
- Isolation Voltage: 4250 V<sub>PEAK</sub> (AMC1200B)
- Working Voltage: 1200 V<sub>PEAK</sub>
- Transient Immunity: 10 kV/µs Minimum
   Typical 10-Year Lifespan at Rated Working
- Voltage (see Application Report SLLA197)


   Fully Specified Over the Extended Industria
- Fully Specified Over the Extended Industrial Temperature Range






Title: High Voltage s	ensing Rev: 1	
Sheet: /DC link Vsense/	ld: 22/34	
PowerDesigns.ca — C	CC-BY-SA Date: 2019-08-15	
4	5	6

## ISOLATED POWER SUPPLY





#### 11.2 Layout Example






Figure 57. Layout Example of a 2-Layer Board (SN6501)

Title: Isolated DC/DC supply	Rev: 1	
Sheet: /sheet5D0562D2/	ld: 23/34	٦
PowerDesigns.ca — CC-BY-SA	Date: 2019-08-15	٦
4 5		-


## BiSS absolute encoder PHY



Title: BISS PHY		Rev: 1
Sheet: /BiSS interface/		ld: 24/34
PowerDesigns.ca — C	Date: 2019-08-15	
4	5	6



### STM32F405 MCU



Title: Microcontroller


PowerDesigns.ca - CC-BY-SA

Sheet: /STM32F4/


Rev: 1

ld: 26/34

Date: 2019-08-15




#### **GATE DRIVER**




External to control board


Title: Gate driver	Rev: 1
Sheet: /Gate driver A/	ld: 28/34
PowerDesigns.ca - CC-BY-SA	Date: 2019-08-15
·	


## REDUNDANT ISOLATED CAN BUS TRANSCEIVER





## HALL position input and motor temp sensor






THE HARDWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY.

C228

100nF

Title: Hall sensor	and motor temperature	Rev: 1
Sheet: /Filters/		ld: 31/34
PowerDesigns.ca -	- CC-BY-SA	Date: 2019-08-15
4	5	,


#### **GATE DRIVER**



External to control board

Title: Gate driver		Rev: 1	
Sheet: /Gate driver B/		ld: 32/34	
PowerDesigns.ca — C	C-BY-SA	Date: 2019-08-15	
4	5	-	٦,

#### **GATE DRIVER**



External to control board

Title: Gate driver		Rev: 1
Sheet: /Gate driver C/		ld: 33/34
PowerDesigns.ca - CC-BY-SA		Date: 2019-08-15
4	5	

