
SoC Lab

Lab3 Report

R12943015 陳法諭

1. Block Diagram


- Datapath dataflow
- Control signals




2. Describe Operation

- How to receive data-in and tap parameters and place into SRAM.
 - i. The implementation of tapRAM is rather simple, all we have to do is follow the protocol and change the corresponding signals to store the data. For example, EN has to be high to access bram, and WE has to be 1111 if we want to write a 32 bit data to bram.
 - ii. For shiftRAM, besides from performing the real "shift" in bram which cost lots of time, here I choose to shift the address and place the new data in the address that stores the oldest data instead. By controlling the address that accesses out data, we can construct a bram without shifting all the data in our bram whenever there is a new incoming data.
- How to access shiftRAM and tapRAM to do computation
 - iii. To get the data from RAMs and use them in calculation, we need to acknowledge that there is a one period delay from the time we send

- the address into bram to bram outputs the desired data. Thus if we want to utilize a data stored in bram at cycle time k, we have to send the new address at cycle time k-1.
- iv. As for bram control signals, since we store or read a whole data once at a time, we can set WE to 1111 or 0000 according to our action. We should also pull the enable signal whenever we need access to our bram.
- How ap done is generated
 - v. In my design, the whole flow is controlled by an FSM. There's a stage called "FINAL_STAGE" in the FSM that indicates that the whole process comes to an end. We raise ap_done when the process reaches this state.
- 3. Resource Usage






- 4. Timing Report
 - Synthesis Frequency
 - 100MHz
 - Timing on longest path, slack


```
Max Delay Paths
Slack (MET) :
                           4.939ns (required time - arrival time)
  Source:
                           (rising edge-triggered cell FDRE clocked by axis_clk {rise@0.000ns fall@5.000ns period=10.000ns})
 Destination:
                       (rising edge-triggered cell FDRE clocked by axis_clk {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:
                           axis_clk
                           Setup (Max at Slow Process Corner)
  Path Type:
                          10.000ns (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
4.679ns (logic 1.145ns (24.471%) route 3.534ns (75.529%))
  Data Path Delay:
                       4 (LUT5=1 LUT6=3)
  Logic Levels:
                           -0.145ns (DCD - SCD + CPR)
  Clock Path Skew:
   Destination Clock Delay (DCD): 2.128ns = ( 12.128 - 10.000 )
    Source Clock Delay
                                      0.184ns
   lock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
Total System Jitter (TSJ): 0.03710e
  Clock Uncertainty:
                           (TSJ): 0.071ns
(TIJ): 0.000ns
    Total Input Jitter
   Discrete Jitter
                                       0.000ns
                                      0.000ns
    Phase Error
                              (PE):
                          Delay type
                                                      Incr(ns) Path(ns) Netlist Resource(s)
                          (clock axis clk rise edge)
                                                         0.000
                                                                    0.000 r
                                                                    0.000 r axis_clk (IN)
                                                         0.000
                                                                    0.000 axis_clk r axis_clk_IBUF_inst/I
                          net (fo=0)
                          IBUF (Prop_ibuf_I_0)
                                                                    0.972 r axis_clk_IBUF_inst/0
                          net (fo=1, unplaced)
                                                                     1.771 axis_clk_IBUF
                          BUFG (Prop_bufg_I_O)
                                                                    r axis_clk_IBUF_BUFG_inst/I
1.872 r axis_clk_IBUF_BUFG_inst/0
                                                                    2.456 axis_clk_IBUF_BUFG
r genblk1.tap_A_r_reg[3]/C
                          net (fo=83, unplaced)
                          FDRE (Prop_fdre_C_Q)
                                                                    2.934 r genblk1.tap_A_r_reg[3]/Q
                                                                    3.923 genblk1.tap_A_r[3] r genblk1.tap_A_r[11]_i_6/I0
                          net (fo=4, unplaced)
                                                                    4.218 f genblk1.tap_A_r[11]_i_6/0
4.667 genblk1.tap_A_r[11]_i_6_n_0
f genblk1.tap_A_r[11]_i_4/14
                          LUT6 (Prop lut6 I0 0)
                          net (fo=1, unplaced)
                          LUT5 (Prop_lut5_I4_0)
                                                                    4.791 f genblk1.tap_A_r[11]_i_4/0
                                                                    5.920 genblk1.tap_A_r[11]_i_4_n_0
| f genblk1.data_A_r[11]_i_3/I0
                          net (fo=3, unplaced)
                                                                    6.044 r genblk1.data_A_r[11]_i_3/0
                          LUT6 (Prop lut6 I0 0)
                                                                    6.495 genblk1.data_A_r[11]_i_3_n_0

r genblk1.data_A_r[11]_i_1/I0
                          net (fo=6, unplaced)
                          LUT6 (Prop_lut6_I0_0)
                                                                     6.619 r genblk1.data_A_r[11]_i_1/0
                          net (fo=10, unplaced)
                                                                    7.135 genblk1.data_A_r[11]_i_1_n_0
                          FDRE
                          (clock axis_clk rise edge)
                                                                    10.000 r axis_clk (IN)
                          net (fo=0)
                                                                    10.000 axis_clk
                                                                          r axis_clk_IBUF_inst/I
                          IBUF (Prop_ibuf_I_0)
                                                                   10.838 r axis_clk_IBUF_inst/0
                                                                   11.598 axis_clk_IBUF
                          net (fo=1, unplaced)
                                                                          r axis_clk_IBUF_BUFG_inst/I
                          BUFG (Prop_bufg_I_0)
                                                                    11.689 r axis_clk_IBUF_BUFG_inst/0
                                                                    12.128 axis_clk_IBUF_BUFG
                          FDRF
                          clock pessimism
                          clock uncertainty
                                                         -0.035
                                                                   12.276
                          FDRE (Setup_fdre_C_CE)
                          required time
                          arrival time
                         slack
```

- 5. Simulation Waveform
 - Coefficient program, and read back
 - i. Program



ii. Read back





- measure # of clock cycles from ap_start to ap_done
- x. cycle count: 8942 clock cycles