# UVM Verification of ALU Design

Submitted to:

Dr. Ahmed Saeed

Eng. Randa Aboudeif

\_

Fagr Ahmed Abd Elrazek "AUC section 12" ID:V23010586 Marwa Moaz "AUC section 14" ID:V23009897

Mohamed Yasser "AUC section 16" ID:V23010495

shurooq Mohammad Hassan Alshal "AUC section 12" ID:V23010529

 2
 2
 3
 4
 4
 6
 8
9
 11
12
13
13
14
17
18
21
 29

# Overview

the complete verification flow to generate a working UVM testbench for an open-source ALU design available at: <a href="https://shorturl.at/lvwX6">https://shorturl.at/lvwX6</a> using the UVM (Universal Verification Methodology) Framework.

## **Verification Plan**

1. The Design Specs and testbench architecture:

The design is an alu that performs multiplication and division in four clock cycles and the rest of the operations in one clock cycle. These commands include arithmetic commands such as addition and subtraction and increment and also logic commands such as AND, OR and NOT. In addition to NOP command. The inputs to the design are clk, rst,op\_code "4 bits", src1 "8 bits", src2 "8 bits", srcCy, srcAc, and bit\_in. The outputs from the design are des1 "8 bits", des2 "8 bits", des\_acc, desCy, desAc, desOv,and sub\_result "8 bits". The test bench architecture is as follows

#### 2. DUT Interface:

The interface connects the DUT with both the driver and the monitor.


3. The testing Scenarios and functional cover points:

We randomized 1000 iterations for different opcodes to guarantee that all opcodes and input carries are covered.

## **Simulation Results**


# VCS and Questasim

CATEGORY	XPECTED	UNCOVERE	ED CO	VERED P	ERCENT					
/ariables	28		0	28	100.00					
Crosses	16		0	16	100.00					
/ariables fo		DUNCOV	ERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMEN
	EXPECTED				11-11-1-11			AT LEAST	AUTO BIN MAX	COMMEN
desCyCov desAcCov		2	0		2 100.00			1	2	
		2	0		2 100.00	100	1	. 1	2	
		2	_		100.00	100	- 4	4	_ ^	
desOvCov		2	0		2 100.00				2	
desOvCov srcAcCov		2	0		2 100.00	100	1	1	2	
desOvCov srcAcCov srcCyCov		2	0		2 100.00 2 100.00	100 100	1 1	1	2 2	
desOvCov srcAcCov		2	0		2 100.00 2 100.00 2 100.00	100 100 100	1 1 1	1 1	2 2 2	



# SYS Group: \$unit::alu\_Coverage::alu\_cov\_group

dashboard | hierarchy | modlist | groups | tests | asserts




⊕ Centos ⊕ Wiki ⊕ Documentation ⊕ F	orums							
SYNOPSYS*  Testbench Group List  dashboard   hierarchy   modlist   groups   tests   asserts								
Total Groups Coverage Summary  SCORE WEIGHT  100.00 1  Total groups in report: 1								
NAME	SCORE	WEIGHT	GOAL	AT LEAST	PER INSTANCE	AUTO BIN MAX	PRINT MISSING	COMMENT
\$unit::alu_Coverage::alu_cov_group	100.00	1	100	1	0	64	64	

\*\* Report counts by severity UVM\_INFO : 1238

UVM\_WARNING : 0

UVM\_INFO verilog\_src/questa\_uvm\_pkg-1.2/src/questa\_uvm\_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA\_UVM-1.2.3
UVM\_INFO verilog\_src/questa\_uvm\_pkg-1.2/src/questa\_uvm\_pkg.sv(216) @ 0: reporter [Questa\_UVM] questa\_uvm::init(+struct)
UVM\_INFO @ 0: reporter [RNTST] Running test alu\_base\_test...

Name	Type	Size	Value
uvm_test_top	alu_base_test	-	@471
env	alu_env	-	@478
alu_agnt	alu_agent	-	@485
driver	alu_driver	-	@550
rsp_port	uvm_analysis_port	-	0565
seq_item_port	uvm_seq_item_pull_port	-	@557
item_analysis_port	uvm_analysis_export	-	@492
monitor	alu_monitor	-	@531
item_collected_port	uvm_analysis_port	-	@542
sequencer	alu sequencer	-	@573
rsp_export	uvm analysis export	-	@580
seq_item_export	uvm seq item pull imp	-	@674
arbitration_queue	array	0	-
lock_queue	array	0	-
num_last_reqs	integral	32	'dl
num last rsps	integral	32	'dl
alu covg	alu Coverage	-	@515
analysis imp	uvm_analysis_imp	-	@522
item_collected_export_coverage		-	@689
alu_scb	alu scoreboard	-	@500
analysis_imp	uvm analysis imp	-	@507
item collected export	uvm analysis imp	_	@697



# SystemVerilog codes

#### Testbench:

```
`include "uvm macros.svh"
import uvm_pkg::*;
//including interface and testcase files
`include "alu_interface.sv"
`include "alu test.sv" //alu base test file
`include "oc8051 alu.v"
//----
module thench top;
 //-----
 //clock and reset signal declaration
 //-----
 bit clk;
 bit rst;
 //-----
 //clock generation
 //-----
 always
 begin
 #5 clk = \simclk ;
 end
 //-----
 //reset Generation
 //-----
 initial begin
  rst = 1;
  #5 rst =0;
 end
 //-----
 //interface instance
```

```
//-----
 alu interface intf(clk,rst);
 //-----
 //alu instance
 //-----
 oc8051_alu DUT (
   .clk(intf.clk),
   .rst(intf.rst),
   .op code(intf.op code),
   .src1(intf.src1),
    .src2(intf.src2),
    .src3(intf.src3),
   .srcCy(intf.srcCy),
    .srcAc(intf.srcAc),
    .bit in(intf.bit in),
    .des1(intf.des1),
    .des2(intf.des2),
   .des acc(intf.des acc),
    .desCy(intf.desCy),
   .desAc(intf.desAc),
    .desOv(intf.desOv),
    .sub result(intf.sub result)
  );
//-----
 //passing the interface handle to UVM config database
 //-----
 initial begin
  uvm config db#(virtual
alu interface)::set(uvm root::get(),"*","vif",intf);
 End
 //-----
 //calling test
 //-----
 initial begin
```

```
run_test("alu_base_test");
 end
Endmodule
Interface
/*`include "oc8051 timescale.v"*/
interface alu interface(input logic clk,rst);
 //-----
 //declaring the signals
 //-----
logic
           srcCy, srcAc, bit in;
logic [3:0] op code;
logic [7:0] src1, src2, src3;
logic
        desCy, desAc, desOv;
logic [7:0] des1, des2, des_acc, sub_result;
 //-----
 //driver clocking block
 //-----
 clocking driver cb @(posedge clk);
   default input #1 output #1;
   output srcCy;
   output srcAc;
   output bit_in;
   output op code;
    output src1,src2,src3;
   input desCy, desAc, desOv;
    input des1, des2, des acc, sub result;
 endclocking
 //monitor clocking block
 //-----
 clocking monitor_cb @(posedge clk);
   default input #1 output #1;
```

```
input srcCy;
 input srcAc;
 input bit_in;
 input op_code;
  input src1,src2,src3;
 input desCy, desAc, desOv;
  input des1, des2, des_acc, sub_result;
endclocking
//-----
//driver modport
//----
modport DRIVER (clocking driver_cb,input clk,rst);
//----
//monitor modport
//----
modport MONITOR (clocking monitor_cb,input clk,rst);
```

endinterface

#### The test

```
`include "alu env.sv"
`include "sequence.sv"
class alu base test extends uvm test;
 `uvm component utils(alu base test)
 //-----
 // env instance
 //-----
 alu_env env;
 my_sequence seq;
 //uvm domain domain1;
 //-----
 // constructor
 //-----
 function new(string name = "alu base test",uvm component parent=null);
   super.new(name,parent);
 endfunction : new
 //-----
 // build phase
 //-----
 virtual function void build phase (uvm phase phase);
   super.build phase(phase);
   // Create the env
   env = alu env::type id::create("env", this);
 endfunction : build phase
 task run phase (uvm phase phase);
    super.run_phase(phase);
    phase.raise objection(this);
    seq=my_sequence::type_id::create("seq");
    seq.start(env.alu_agnt.sequencer);
    phase.drop objection(this);
 endtask : run phase
 //-----
 // end of elobaration phase
 //-----
 virtual function void end of elaboration();
   //print's the topology
```

```
print();
 endfunction
endclass : alu base test
Test Environment
import uvm_pkg::*;
`include "uvm macros.svh"
`ifndef flag
`include "seq item.sv"
`endif
`include "alu agent.sv"
`include "alu scoreboard.sv"
`include "alu Coverage.sv"
class alu_env extends uvm_env;
 //-----
 // agent and scoreboard instance
 //-----
    alu agent
                 alu agnt;
    alu scoreboard alu scb;
    alu Coverage alu covg;
 `uvm_component_utils(alu_env)
 //-----
 // constructor
 //-----
 function new(string name, uvm_component parent);
   super.new(name, parent);
 endfunction : new
```

//-----

// build\_phase - create the components
//---function void build\_phase(uvm\_phase phase);

super.build\_phase(phase);

```
alu_agnt = alu_agent::type_id::create("alu_agnt", this);
    alu_scb = alu_scoreboard::type_id::create("alu_scb", this);
    alu_covg=alu_Coverage::type_id::create("alu_covg",this);
endfunction : build_phase

//------
// connect_phase - connecting monitor and scoreboard port
//------
function void connect_phase(uvm_phase phase);
    alu_agnt.item_analysis_port.connect(alu_scb.item_collected_export);
        alu_agnt.item_analysis_port.connect(alu_covg.item_collected_export_coverage);
endfunction : connect_phase
endclass : alu_env
```

## The agent

```
`include "uvm macros.svh"
`ifndef flag
`include "seq item.sv"
`endif
`include "sequencer.sv"
`include "alu_driver.sv"
`include "alu monitor.sv"
import uvm pkg::*;
class alu agent extends uvm agent;
 //-----
 // component instances
 //-----
 alu driver
            driver;
 alu sequencer sequencer;
 alu monitor monitor;
 uvm analysis export#(seq item) item analysis port;
 `uvm component utils(alu agent)
 //-----
 // constructor
 //-----
 function new (string name, uvm component parent);
   super.new(name, parent);
   item analysis port=new("item analysis port",this);
 endfunction : new
 //-----
 // build phase
 //----
 function void build phase(uvm phase phase);
   super.build phase(phase);
   monitor = alu monitor::type id::create("monitor", this);
   //creating driver and sequencer only for ACTIVE agent
   if(get is active() == UVM ACTIVE) begin
             = alu driver::type id::create("driver", this);
     sequencer = alu sequencer::type id::create("sequencer", this);
```

```
end
 endfunction : build phase
 //-----
 // connect_phase - connecting the driver and sequencer port
 //-----
 function void connect_phase(uvm_phase phase);
   if(get_is_active() == UVM_ACTIVE) begin
     driver.seq_item_port.connect(sequencer.seq_item_export); //driver and
sequencer by default have TLM ports define
   end
   monitor.item collected port.connect(item analysis port);
endfunction : connect phase
endclass : alu_agent
Sequencer
import uvm pkg::*;
`include "uvm macros.svh"
`ifndef flag
`include "seq item.sv"
`endif
class alu_sequencer extends uvm_sequencer#(seq_item);
`uvm_component_utils(alu_sequencer)
function new(string name="sequencer", uvm component parent);
super.new(name,parent);
endfunction
```

endclass

# The Sequence

```
import uvm pkg::*;
`include "uvm macros.svh"
`ifndef flag
`include "seq item.sv"
`endif
class my_sequence extends uvm_sequence#(seq_item);
`uvm object utils(my sequence)
seq item req;
function new(string name="my sequence");
super.new(name);
endfunction
task body();
req=seq item::type id::create("req");
repeat(1000) begin
assert(req.randomize());
`uvm_send(req);
end
endtask
endclass
Sequence Item
import uvm_pkg::*;
`include "uvm macros.svh"
`define flag 1
class seq item extends uvm sequence item;
rand bit
               srcCy, srcAc, bit in,clk,rst;
randc bit [3:0] op_code;
rand bit [7:0] src1, src2, src3;
        desCy, desAc, desOv;
bit [7:0] des1, des2, des acc, sub result;
constraint srcCy dist {srcCy dist {0:/50, 1:/50};}
```

```
constraint srcAc dist {srcAc dist {0:/50, 1:/50};}
constraint bit in dist {bit in dist {0:/50, 1:/50};}
constraint op code dist {op code dist {4'd0:/6, 4'd1:/6,4'd2:/6,
4'd3:/6,4'd4:/6,4'd5:/6,4'd6:/6,4'd7:/6,4'd8:/6,4'd9:/6,4'd10:/6,
4'd11:/6,4'd12:/7,4'd13:/7,4'd14:/7,4'd15:/7};}
`uvm object utils begin(seq item)
    `uvm field int(op code, UVM ALL ON)
    `uvm field int(src1, UVM ALL ON)
    `uvm field int(src2, UVM ALL ON)
    `uvm field int(src3, UVM_ALL_ON)
    `uvm field int(srcCy, UVM ALL ON)
    `uvm field int(srcAc, UVM ALL ON)
    `uvm field int(bit in, UVM ALL ON)
    `uvm field int(des1, UVM ALL ON)
    `uvm_field_int(des2, UVM_ALL_ON)
    `uvm field int(des acc, UVM ALL ON)
    `uvm field int(desCy, UVM ALL ON)
    `uvm field int(desAc, UVM ALL ON)
    `uvm field int(desOv, UVM ALL ON)
    `uvm field int(sub result, UVM ALL ON)
  `uvm object utils end
  function new(string name = "seq item");
    super.new(name);
  endfunction: new
endclass: seq item
```

#### The Driver

```
`define DRIV_IF vif.DRIVER.driver_cb
import uvm_pkg::*;
`include "uvm_macros.svh"
`ifndef flag
`include "seq_item.sv"
```

```
class alu_driver extends uvm_driver #(seq_item);
 //-----
 // Virtual Interface
 //-----
 virtual alu_interface vif;
 `uvm component utils(alu driver)
 //-----
 // Constructor
 //----
 function new (string name, uvm component parent);
   super.new(name, parent);
 endfunction : new
 //----
 // build phase
 //-----
 function void build phase (uvm phase phase);
   super.build phase(phase);
   if(!uvm config db#(virtual alu interface)::get(this, "", "vif", vif))
     `uvm fatal("NO VIF",{"virtual interface must be set for:
",get full name(),".vif"});
 endfunction: build phase
 //----
 // run phase
 //-----
 virtual task run phase(uvm phase phase);
  repeat(1000) begin
    seq item port.get next item(req);
    drive();
    seq item port.item done();
 endtask : run phase
//----
 // drive - transaction level to signal level
 // drives the value's from seq item to interface signals
 //-----
 virtual task drive();
```

```
@(posedge vif.DRIVER.clk);
    `DRIV IF.src1 <= req.src1;
    `DRIV IF.src2 <= req.src2;</pre>
    `DRIV IF.src3 <= req.src3;</pre>
    `DRIV_IF.srcCy <= req.srcCy;</pre>
    `DRIV IF.srcAc <= req.srcAc;</pre>
    `DRIV IF.bit_in <= req.bit_in;</pre>
      `DRIV IF.op code <= req.op code;
    if(req.op code==4'h3 || req.op code==4'h4)
      begin
      @(posedge vif.DRIVER.clk);
      @(posedge vif.DRIVER.clk);
      @(posedge vif.DRIVER.clk);
      end
      else
      @(posedge vif.DRIVER.clk);
      req.des1 = `DRIV_IF.des1;
      req.des2 = `DRIV_IF.des2;
      req.des acc = `DRIV IF.des acc;
      req.desCy = `DRIV IF.desCy;
      req.desAc = `DRIV_IF.desAc;
      req.desOv = `DRIV IF.desOv;
      req.sub_result = `DRIV_IF.sub_result;
  endtask : drive
endclass : alu_driver
Coverage:
import uvm pkg::*;
`include "uvm macros.svh"
`ifndef flag
`include "seq item.sv"
`endif
class alu Coverage extends uvm subscriber #(seq item);
```

```
`uvm component utils(alu Coverage)
seq item coverage txn;
uvm analysis imp #(seq item,alu Coverage)
item collected export coverage;
//seq item pkt qu [$];
real cov;
//-----//
     covergroup alu cov group;
          desCyCov: coverpoint coverage txn.desCy;
          desAcCov: coverpoint coverage txn.desAc;
          desOvCov: coverpoint coverage txn.desOv;
          srcAcCov: coverpoint coverage txn.srcAc;
          srcCyCov: coverpoint coverage txn.srcCy;
         bit inCov: coverpoint coverage txn.bit in;
          op codeCov: coverpoint coverage txn.op code;
          cross coverage 1: cross desAcCov,desCyCov,desOvCov;
          cross coverage 2: cross bit inCov,srcAcCov,srcCyCov;
     endgroup
     function new(string name, uvm component parent);
          super.new(name, parent);
          alu cov group =new();
     endfunction
     virtual function void write(seq item t);
          coverage txn=t;
          alu cov group.sample();
     endfunction
     function void build phase (uvm phase phase);
          super.build phase(phase);
     item collected export coverage=new("item collected export coverag
e",this);
     endfunction : build phase
```

```
function void extract phase(uvm phase phase);
      cov=alu cov group.get coverage();
   endfunction
   function void report phase (uvm phase phase);
       `uvm info(get full name(),$sformatf("Coverage is
%d",cov),UVM MEDIUM);
   endfunction
endclass
Monitor
import uvm pkg::*;
`include "uvm macros.svh"
`ifndef flag
`include "seq item.sv"
`endif
class alu_monitor extends uvm_monitor;
 //-----
 // Virtual Interface
 //-----
 virtual alu_interface vif;
 //-----
 // analysis port, to send the transaction to scoreboard
 //-----
  uvm_analysis_port#(seq_item) item_collected_port;
 seq item trans collected;
 `uvm_component_utils(alu_monitor)
 //----
```

```
// new - constructor
 //----
 function new (string name, uvm component parent);
   super.new(name, parent);
   trans collected = new();
   //TODO: Step 2: Create Analysis Port
     item collected port = new("item collected port", this);
 endfunction : new
 //-----
 // build phase - getting the interface handle
 //-----
 function void build_phase(uvm_phase phase);
   super.build phase(phase);
   if(!uvm config db#(virtual alu interface)::get(this, "", "vif", vif))
      `uvm fatal("NOVIF",{"virtual interface must be set for:
",get full name(),".vif"});
 endfunction: build phase
//-----
 // run phase - convert the signal level activity to transaction level.
 // i.e, sample the values on interface signal ans assigns to transaction
class fields
 //-----
 virtual task run phase(uvm phase phase);
   repeat(1000) begin
     @(posedge vif.MONITOR.clk);
          trans collected.srcCy=vif.monitor cb.srcCy;
          trans collected.srcAc=vif.monitor cb.srcAc;
          trans collected.bit in=vif.monitor cb.bit in;
          trans collected.op code=vif.monitor cb.op code;
          trans collected.src1=vif.monitor cb.src1;
          trans collected.src2=vif.monitor cb.src2;
          trans collected.src3=vif.monitor cb.src3;
           if(vif.monitor_cb.op_code==4'h3 || vif.monitor_cb.op_code==4'h4)
          begin
                @(posedge vif.DRIVER.clk);
                @(posedge vif.DRIVER.clk);
```

```
@(posedge vif.DRIVER.clk);
           end
           else
                 @(posedge vif.DRIVER.clk);
            trans collected.desCy=vif.monitor cb.desCy;
            trans collected.desOv=vif.monitor cb.desOv;
            trans_collected.des1=vif.monitor_cb.des1;
        trans collected.des2 = vif.monitor cb.des2;
        trans collected.des acc = vif.monitor cb.des acc;
        trans collected.desAc = vif.monitor cb.desAc;
            trans collected.sub result=vif.monitor cb.sub result;
           item_collected_port.write(trans_collected);
   end
  endtask : run phase
endclass : alu monitor
Scoreboard
`ifndef flag
`include "seq item.sv"
`endif
import uvm pkg::*;
`include "uvm macros.svh"
class alu scoreboard extends uvm subscriber #(seg item);
  `uvm component utils(alu scoreboard)
      seq item pkt qu [$];
     uvm analysis imp #(seq item,alu scoreboard)
item collected export;
  logic [7:0] des1 alu, des2 alu, des acc alu, sub result alu;
     bit desCy_alu, desAc_alu, desOv_alu;
                    srcCy, srcAc, bit in;
logic [3:0] op code;
```

```
logic [7:0] src1, src2, src3;
bit temp carry, temp carry2, desAc alu temp, da tmp, da tmp1;
bit [3:0] temp 4;
bit [6:0] out temp;
bit [15:0] inc,dec;
int error;
 //-----
 //constructor
 //-----
 function new(string name, uvm component parent);
   super.new(name,parent);
 endfunction
 function void build phase(uvm phase phase);
   super.build phase(phase);
    item collected export=new("item collected export",this);
 endfunction : build phase
 //-----
 // write method
 //----
 virtual function void write(seq item t);
   pkt qu.push back(t);
 endfunction
//-----
 // run phase - compare's the read data with the expected data(stored
in local memory)
 // local memory will be updated on the write operation.
 //----
 virtual task run phase(uvm phase phase);
   seq item alu pkt;
    repeat(1000) begin
    wait(pkt qu.size() > 0);
```

```
alu pkt=pkt qu.pop front();
           src1=alu pkt.src1;
           src2=alu pkt.src2;
           src3=alu pkt.src3;
           srcCy=alu pkt.srcCy;
           srcAc=alu pkt.srcAc;
          bit in=alu pkt.bit in;
           op code=alu pkt.op code;
     if(alu pkt.op code==4'h0) begin //NOP
        des acc alu = src1;
          des1 alu = src1;
          des2 alu = src2;
          desCy alu = srcCy;
          desAc alu = srcAc;
          desOv alu = 1'b0;
      end
       else if(alu pkt.op code==4'h1) begin //ADD
           {temp carry,des acc alu} = src1+src2+srcCy;
           {temp carry2,out temp}=src1[6:0]+src2[6:0]+srcCy;
          des1 alu = src1;
          desCy alu=temp carry;
          des2 alu = src3+ {7'b0, temp carry};
           {desAc alu,temp 4}=src1[3:0]+src2[3:0]+srcCy;
          desOv alu= temp carry ^ temp carry2;
       end
       else if(alu pkt.op code==4'h2) begin //SUB
           {temp carry,des acc alu} = {1'b1,src1}-{1'b0,src2}-
{3'b0,srcCy};
           {temp carry2,out temp}={1'b1,src1[6:0]}-{1'b0,src2[6:0]}-
{3'b0,srcCy};
           des1 alu = 8'h00;
          des2 alu = 8'h00;
          desCy alu=!temp carry;
```

```
{desAc alu temp, temp 4}={1'b1,src1[3:0]}-{1'b0,src2[3:0]}-
{3'b0,srcCy};
           desAc alu=!desAc alu temp;
           desOv alu= !temp carry ^ !temp carry2;
       end
       else if(alu pkt.op code==4'h3) begin //<Multiply
           {des acc alu,des2 alu} = src1*src2;
           des1 alu = src1;
           desCy alu=1'b0;
           desAc alu=1'b0;
           desOv alu= |des acc alu;
       end
        else if(alu pkt.op code==4'h4) begin //<divide
                if(src2==0) begin
                      des acc alu=src1;
                      des2 alu=8'hFF;
                end
                else begin
                      des acc alu=src1%src2;
                      des2 alu = src1/src2;
                end
                      des1 alu = src1;
                      desCy alu=1'b0;
                      desAc alu=1'b0;
                      desOv alu= src2==8'h00;
       end
       else if(alu pkt.op code==4'h5) begin //<operational decimal
adjustment
       if (srcAc==1'b1 | src1[3:0]>4'b1001) {da tmp, des acc alu[3:0]}
= {1'b0, src1[3:0]}+ 5'b00110;
       else {da tmp, des acc alu[3:0]} = {1'b0, src1[3:0]};
      if (srcCy | da tmp | src1[7:4]>4'b1001)
                 {da tmp1, des_acc_alu[7:4]} = {srcCy, src1[7:4]}+
5'b00110 + {4'b0, da tmp};
```

```
else {da tmp1, des_acc_alu[7:4]} = {srcCy, src1[7:4]} + {4'b0,
da tmp);
           des1 alu = src1;
           des2 alu = 8'h00;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
           desCy alu=da tmp |da tmp1;
       end
       else if(alu pkt.op code==4'h6) begin //Not
           des acc alu = ~src1;
           des1 alu = ~src1;
           des2 alu = 8'h00;
           desCy alu= !srcCy;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       else if(alu pkt.op code==4'h7) begin //and
           des acc alu = src1 & src2;
           des1 alu = src1 & src2;
           des2 alu = 8'h00;
           desCy alu = srcCy & bit in;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       end
       else if(alu pkt.op code==4'h8) begin //xor
           des acc alu = src1 ^ src2;
           des1 alu = src1 ^ src2;
           des2 alu = 8'h00;
           desCy alu = srcCy ^ bit in;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       end
       else if(alu pkt.op code==4'h9) begin //or
```

```
des acc alu = src1 | src2;
           des1 alu = src1 | src2;
           des2 alu = 8'h00;
           desCy alu = srcCy | bit in;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       end
       else if(alu pkt.op code==4'hA) begin //rotate left
           des acc alu = {src1[6:0], src1[7]};
           des1 alu = src1 ;
           des2 alu = 8'h00;
           desCy_alu = srcCy | !bit_in;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       end
       else if(alu pkt.op code==4'hB) begin //rotate left with carry
swap nibbles
           des acc alu = {src1[6:0], srcCy};
           des1 alu = src1 ;
           des2 alu = {src1[3:0], src1[7:4]};
           desCy alu = src1[7];
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       end
       else if(alu pkt.op code==4'hC) begin //rotate right
           des_acc_alu = {src1[0], src1[7:1]};
           des1 alu = src1 ;
           des2 alu = 8'h00;
           desCy alu = srcCy & !bit in;
           desAc alu = 1'b0;
           desOv alu = 1'b0;
       end
       else if(alu pkt.op code==4'hD) begin //rotate right with carry
           des acc alu = {srcCy, src1[7:1]};
           des1 alu = src1 ;
```

```
des2 alu = 8'h00;
   desCy alu = src1[0];
   desAc alu = 1'b0;
   desOv alu = 1'b0;
end
else if(alu pkt.op code==4'hE) begin //operation pcs Add
   dec={src2, src1} - {15'h0, 1'b1};
   inc = {src2, src1} + {15'h0, 1'b1};
   if (srcCy) begin
         des acc alu = dec[7:0];
         des1 alu = dec[7:0];
         des2_alu = dec[15:8];
   end
   else begin
         des acc alu = inc[7:0];
         des1 alu = inc[7:0];
         des2 alu = inc[15:8];
   end
   desCy alu = 1'b0;
   desAc alu = 1'b0;
   desOv alu = 1'b0;
end
else if(alu pkt.op code==4'hF) begin //operation exchange
   if (srcCy)
   begin
         des acc alu = src2;
         des1 alu = src2;
         des2 alu = src1;
   end
   else begin
         des acc alu = {src1[7:4],src2[3:0]};
         des1 alu = {src1[7:4],src2[3:0]};
         des2 alu = {src2[7:4],src1[3:0]};
   end
   desCy alu = 1'b0;
```

```
desAc alu = 1'b0;
          desOv alu = 1'b0;
       end
       if(des1 alu==alu pkt.des1 && des2 alu==alu pkt.des2 &&
des acc alu==alu pkt.des acc &&
        desCy alu==alu pkt.desCy && desAc alu==alu pkt.desAc &&
desOv alu==alu pkt.desOv)
          begin
                `uvm info(get type name(),$sformatf("---- :: packet
Match :: ----"),UVM LOW)
                `uvm info(get type name(),$sformatf("Expected Data:
%0h %0h %0h %0h %0h %0h Actual Data: %0h %0h %0h %0h %0h %0h"
     ,des1 alu,des2 alu,des acc alu,desCy alu,desAc alu,desOv alu,
     alu pkt.des1, alu pkt.des2, alu pkt.des acc, alu pkt.desCy, alu pkt.d
esAc,alu pkt.desOv),UVM LOW)
                `uvm info(get type name(),"------------------
----", UVM LOW)
           end
          else
          begin
                `uvm error("MYERR",$sformatf("---- :: packet
Mismatch :: ----"))
                `uvm info(get type name(),$sformatf("inputs srcCy %d
srcAc %d bit in %d op code %d src1 %d src2 %d src3 %d",srcCy, srcAc,
bit in,op code,src1, src2, src3),UVM LOW)
                `uvm info(get type name(),$sformatf("Expected Data:
%0h %0h %0h %0h %0h %0h Actual Data: %0h %0h %0h %0h %0h %0h"
     ,des1 alu,des2 alu,des acc alu,desCy alu,desAc alu,desOv alu,
     alu pkt.des1, alu pkt.des2, alu pkt.des acc, alu pkt.desCy, alu pkt.d
esAc,alu pkt.desOv),UVM LOW)
                `uvm info(get type name(),"------
----", UVM LOW)
```

error=error+1;

#### **DUT Codes**

available at: https://shorturl.at/lvwX6

# **Used commands in VCS & Questasim**

#### VCS

# Compilation

vcs - sverilog -ntb\_opts uvm-1.2 testbench.sv

#### Simulation

./simv simv.log +UVM\_TESTNAME=alu\_base\_test

## Coverage

./simv -cm line+cond+fsm -cm\_name testbench

urg -dir ./simv.vdb -format both

# Questasim

# Compilation

vlog -cover bcs -work work testbench.sv

#### Simulation

vsim -voptargs=+acc -coverage work.tbench\_top -sv\_seed 30

# Adding wave

add wave -r /\*

Running

run -all