

CND 111:Digital

Project: Implementation of DSP Slice

Section: 17

Group Name: group_17_111_6

Submitted by:

Student Name	ID
Fagr Ahmed Abdelrazek	v23010586
Nada Walid Radwan	v23010647
Mohamed Yasser	v23010495


Submitted to: Dr. Ahmed Saeed

Digital Project

Implementation of DSP Slice

Introduction:

FPGAs are efficient for digital signal processing (DSP) applications because they can implement custom, fully parallel algorithms. DSP applications use many binary multipliers and accumulators that are best implemented in dedicated DSP slices. All 7 series FPGAs have many dedicated, full-custom, low-power DSP slices, combining high speed with small size while retaining system design flexibility. The DSP slices enhance the speed and efficiency of many applications beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide bus multiplexers, and memory-mapped I/O registers.



Some highlights of the DSP functionality include:

• 25 × 18 two's-complement multiplier:

Dynamic bypass

• 48-bit accumulator:

Can be used as a synchronous up/down counter

• Power saving pre-adder:

Optimizes symmetrical filter applications and reduces DSP slice requirements

• Single-instruction-multiple-data (SIMD) arithmetic unit:

Dual 24-bit or quad 12-bit add/subtract/accumulate

• Optional logic unit:

Can generate any one of ten different logic functions of the two operands

• Pattern detector:

Convergent or symmetric rounding

96-bit-wide logic functions when used in conjunction with the logic unit

Advanced features:


Optional pipelining and dedicated buses for cascading

1-Verilog code to describe the architecture of the DSP48E1


```
module Digital_project #( parameter IN_WIDTH=32 )
(input clk, rst, valid in,
output valid out,
input signed [IN_WIDTH
                             - 1: 0] a, //S31 = 32 bits
input signed [IN_WIDTH input signed [IN_WIDTH
                               - 1: 0] b, //S31 = 32 bits
                               - 1: 0] c, //S31 = 32 bits
input signed [IN_WIDTH -1:0] d, //S31 = 32 bits
output signed [(2*IN_WIDTH)+2 - 1: 0] p);
reg signed [IN_WIDTH + 1 - 1: 0] add1 = 0; //S32 = 33 bits
reg signed [(2*IN\_WIDTH) + 1 - 1:0] mult1 = 0; //(S31*S32) = S(31+32+1) = 1 + 64 = S64 = 65
reg signed [(2*IN\_WIDTH) + 2 - 1: 0] add2 = 0; //S64 + S32 = S(64 + 1) = 66 bits
reg add1v = 0;
reg mult1v = 0;
reg add 2 v = 0;
assign p = add2;
assign valid_out = add2v;
always@(posedge(clk),negedge(rst))
begin
  if(rst == 1'b0) begin
        add1 \leq 0;
        mult1 <= 0;
        add2 \leq 0;
        add1v \le 0;
  end
  else if (valid_in == 1) begin
        add1 <=
                       a + d;
        add1v <= 1;
        mult1 \le add1 * b;
        add2 <= mult1 + c;
  end
  else begin
       add1 <= add1;
       mult1 <= mult1;
       add2 <= add2;
        add1v \le 0;
  end
always@(posedge(clk),negedge(rst))
begin
  if(rst == 1'b0) begin
  end
  else if (valid_in == 1) begin
        mult1v \le (add1v==1) ? 1'b1 : 1'b0;
        add2v \le (mult1v==1) ? 1'b1 : 1'b0;
  end
  else begin
                mult1v \le 1'b0;
                add2v \le 1'b0;
  end
end
```

endmodule

2-schematic



3-symbol of design




4-testbench

```
`timescale 1ns/1ps
module Digital_project_tb;
parameter IN_WIDTH = 4;
reg clk, rst, valid_in;
wire valid out;
reg signed [IN_WIDTH
                               - 1: 0] a = 0;
reg signed [IN_WIDTH
                                -1:0]b=0;
reg signed [IN_WIDTH
                                -1:0]c=0;
reg signed [IN_WIDTH
                                - 1: 0] d = 0;
wire signed [(2*IN_WIDTH)+2 - 1: 0] p;
reg [IN_WIDTH : 0] i = 0;
reg [IN_WIDTH: 0] j = 0;
reg [IN_WIDTH: 0] k = 0;
reg [IN_WIDTH : 0] m = 0;
reg signed [IN_WIDTH-1:0] ii = 0;
reg signed [IN WIDTH-1:0] ij = 0;
reg signed [IN_WIDTH-1:0] kk = 0;
reg signed [IN_WIDTH-1:0] mm = 0;
reg signed [(2*IN_WIDTH)+2 - 1: 0] p_exp = 0;
integer error = 0;
always #5 clk = ~clk;//period = 10;
Digital Project #(.IN_WIDTH(IN_WIDTH)) DUT
(.clk(clk), .rst(rst), .valid_in(valid_in), .valid_out(valid_out), .a(a), .b(b), .c(c), .d(d), .p(p));
initial begin
clk <= 1;
rst \le 0;
valid in \leq 0;
a \le 0;
b \le 0;
c \le 0;
d \le 0;
#10
rst <= 1;
valid in \leq 1;
for (i = 0; i \le ((2^{**}(IN_WIDTH)) - 1); i = i + 1) begin
  for (j = 0; j \le ((2^{**}(IN_WIDTH)) - 1); j = j + 1) begin
        for (k = 0; k \le ((2^{**}(IN_WIDTH)) - 1); k = k + 1) begin
                 for (m = 0; m \le ((2^{**}(IN_WIDTH)) - 1); m = m + 1) begin
                 //@(posedge clk)
                        ii <= i[IN WIDTH - 1 : 0];
                        kk \le k[IN\_WIDTH - 1:0];
                        mm \le m[IN\_WIDTH - 1:0];
                        jj \le j[IN_WIDTH - 1:0];
                        a <= ii;
                        b \le kk;
                        c <= mm;
                        d \le jj;
                         p_exp \le #10 ((ii + jj) * kk) + mm;
                         if ((p != p_exp) && (valid_out == 1)) begin
        $display("test failed");
```

```
error = error + 1;
en


end
end
end
end

if (error == 0) begin
$display("test Passed");
end
$stop;
end
endmodule
```





5-the RTL schematic and synthesis results.



6-Explore the synthesis reports (Resource usage, power consumption, maximum clock)

Synthesis Report

Analysis & Synthesis Resourc	_		+				
Resource 	; Usage		; _				
Estimate of Logic utilization (A							
Combinational ALUT usage fo	r logic		; ; 148	;			
7 input functions	_	; 0	:	,			
6 input functions		; 0	:				
5 input functions		; 0	:				
4 input functions		; 0	:				
<=3 input functions		; 148	•				
opat iaoo		,	. ,				
Dedicated logic registers	,	; 201	, ;				
	;		;				
/O pins	; 198		;				
	;		;				
Total DSP Blocks		; 3	;				
	;		;				
Maximum fan-out node		; valid in	~input ;				
/laximum fan-out		; 201	;				
			;				
Average fan-out Analysis & Synthesis Resourc	ce Utilizati	; 2.19 on by Er tional AL	.+ .UTs ; Ded	_	-		-
Average fan-out	ce Utilizati Combina al Pins ; F	; 2.19 	.+ LUTs ; Dec rchy Name	e ; Entity N	ame +	; Libra 	ary Name ; +
Total fan-out Average fan-out Analysis & Synthesis Resourc Compilation Hierarchy Node; its; DSP Blocks; Pins; Virtua IDigital_project; 148 (; Digital Project; Digital	ce Utilizati Combina al Pins ; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work	.+ LUTs ; Dec rchy Name 01) ;	e ; Entity N + ; 0	ame+	; Libra ; 3	ary Name ; ++; ; 198 ; 0
Average fan-out	ce Utilizati Combina al Pins; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work s listed, the specific of the gi	LUTs; Ded rchy Name (1) ; (1) ; (1) ; (2) ; (3) ; (4) ; (5) ; (6) ; (7) ; (7) ; (7) ; (8) ; (9) ; (1)	e; Entity N ; 0 ; s in parent e. The num	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0 ; 198; 0
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; its; DSP Blocks; Pins; Virtua Digital_project; 148 (; Digital Project; Digital ote: For table entries with two esources of the given type use arentheses indicate the total re ub-entities in the hierarchy. Analysis & Synthesis DSP Blo	ce Utilizati Combina al Pins; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work slisted, the specific of the given summary)	LUTs; Decorrectly Name O1) The number entity along yen type untity along type unti	; 0 ; 0 ; o rs in parent e. The numused by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ++
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; ts; DSP Blocks; Pins; Virtua Digital_project; 148 (; Digital Project; Digital ote: For table entries with two sources of the given type use arentheses indicate the total re ub-entities in the hierarchy. Analysis & Synthesis DSP Blo	ce Utilizati Combina al Pins ; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work listed, the specific of the given summary summary); Number	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; ts; DSP Blocks; Pins; Virtua Digital_project; 148 (; Digital Project; Digital Control to the given type use arentheses indicate the total relabentities in the hierarchy. Analysis & Synthesis DSP Blocks; Pins; Virtual Project; Digital Analysis & Synthesis DSP Blocks; Pins; Virtual Project; Digital Analysis & Synthesis DSP Blocks; Pins; Virtual Project; Digital Analysis & Synthesis DSP Blocks; Pins; Virtual Project; DSP Blocks; Pins; Virtual Project; Pins; Pins	e Utilizati Combina al Pins; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work tisted, the give of the give Summa	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; ts; DSP Blocks; Pins; Virtual Digital_project; 148 (; Digital Project; Digital ote: For table entries with two sources of the given type use arentheses indicate the total reliabentities in the hierarchy. Analysis & Synthesis DSP Blocks Statistic Sum of two 18x18	ce Utilizati Combina al Pins; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work tisted, the give Summa ; Number ; 1	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; Its; DSP Blocks; Pins; Virtua Digital_project; 148 (; Digital Project; Digital ote: For table entries with two esources of the given type use earentheses indicate the total re ub-entities in the hierarchy. Analysis & Synthesis DSP Blo Analysis & Synthesis DSP Blo Statistic Sum of two 18x18 Two Independent 18x18	ce Utilizati Combina al Pins ; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work tisted, the give of the give Summa	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; Its; DSP Blocks; Pins; Virtua Digital_project; 148 (; Digital Project; Digital Control to the given type use arentheses indicate the total relationship in the hierarchy. Analysis & Synthesis DSP Blocks Statistic Sum of two 18x18 Two Independent 18x18 Total number of DSP blocks ;	ce Utilizati Combina al Pins; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work flisted, the specific of the gir e Summa ; Number ; 1 ; 2 ; 3	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ++
Analysis & Synthesis Resource Compilation Hierarchy Node; Its; DSP Blocks; Pins; Virtual Digital_project; 148 (; Digital Project; Digital Ote: For table entries with two esources of the given type use arentheses indicate the total re sub-entities in the hierarchy. Analysis & Synthesis DSP Blocks Statistic Sum of two 18x18 Fotal number of DSP blocks Fixed Point Signed Multiplier	ce Utilizati Combina al Pins ; F 148) al_project numbers ed by the s esources cock Usage	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work slisted, the specific of the gi e Summa ; Numbe ; 1 ; 2 ; 3 ; 1	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0 ; 198; 0
Average fan-out Analysis & Synthesis Resource Compilation Hierarchy Node; its; DSP Blocks; Pins; Virtua Digital_project; 148 (; Digital Project; Digital ote: For table entries with two esources of the given type use arentheses indicate the total re ub-entities in the hierarchy. Analysis & Synthesis DSP Blo	e Utilizati Combina al Pins ; F	; 2.19 on by Er tional AL ull Hiera ; 201 (20 ; work flisted, the specific of the gir e Summa ; Number ; 1 ; 2 ; 3	LUTs; Decorrectly Name O1) The number entity along yen type under type unde	e; Entity N ; 0 ;; o rs in parent e. The num used by the	ame+ theses indubers lister	; Libra ; 3 icate the	; 198; 0 ; 198; 0 ; 198; 0

Timing Report

```
; Clocks
+----+
; Clock Name ; Type ; Period ; Frequency ; Rise ; Fall ; Duty Cycle ; Divide by ; Multiply by ; Phase ;
Offset; Edge List; Edge Shift; Inverted; Master; Source; Targets;
+----+
; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;
    ; ; ; ; { clk };
+----+
+----+
; Slow 1100mV 85C Model Fmax Summary
+----+
; Fmax ; Restricted Fmax ; Clock Name ; Note ;
+----+
; 130.24 MHz ; 130.24 MHz
+----+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.
FMAX is only computed for paths where the source and destination registers or ports are driven by
the same clock. Paths of different clocks, including generated clocks, are ignored. For paths
between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled
along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera
recommends that you always use clock constraints and other slack reports for sign-off analysis.
```

```
HTML report is unavailable in plain text report export.
; Slow 1100mV 85C Model Setup Summary ;
+----+
; Clock ; Slack ; End Point TNS
+----+
; clk ; 2.322 ; 0.000
+----+
; Slow 1100mV 85C Model Hold Summary ;
+----+
; Clock ; Slack ; End Point TNS ;
+----+
; clk ; 0.505 ; 0.000
+----+
```

; Timing Closure Recommendations ;

; Slow 1100mV 85C Model Recovery Summary ;

```
No paths to report.
; Slow 1100mV 85C Model Removal Summary ;
_____
No paths to report.
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+-----+
; Clock ; Slack ; End Point TNS
+-----+
; clk ; 4.241 ; 0.000
+----+
; Slow 1100mV 85C Model Metastability Summary ;
_____
No synchronizer chains to report.
+----+
; Slow 1100mV 0C Model Fmax Summary
+----+
; Fmax ; Restricted Fmax ; Clock Name ; Note ;
+----+
; 123.66 MHz ; 123.66 MHz
+-----+
```

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.

```
+-----+
; Slow 1100mV 0C Model Setup Summary;
+-----+
; Clock; Slack; End Point TNS;
+-----+
; clk; 1.913; 0.000;
+-----+
; Slow 1100mV 0C Model Hold Summary;
+-----+
; Clock; Slack; End Point TNS;
+-----+
; Clock; Slack; End Point TNS;
+-----+
; clk; 0.479; 0.000;
+-----+
; Slow 1100mV 0C Model Recovery Summary;
```

No paths to report.

```
; Slow 1100mV 0C Model Removal Summary ;
No paths to report.
+----+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+----+
; Clock ; Slack ; End Point TNS
+-----+
; clk ; 4.101 ; 0.000
+-----+-----+------
; Slow 1100mV 0C Model Metastability Summary ;
-----
No synchronizer chains to report.
; Fast 1100mV 85C Model Setup Summary ;
+----+
; Clock ; Slack ; End Point TNS
+----+
; clk ; 6.620 ; 0.000 ;
+----+
+----+
; Fast 1100mV 85C Model Hold Summary ;
+----+
; Clock ; Slack ; End Point TNS ;
+----+
; clk ; 0.233 ; 0.000
+----+
; Fast 1100mV 85C Model Recovery Summary ;
No paths to report.
; Fast 1100mV 85C Model Removal Summary ;
No paths to report.
+----+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+----+
; Clock ; Slack ; End Point TNS
+----+
; clk ; 4.411 ; 0.000
+-----+
; Fast 1100mV 85C Model Metastability Summary ;
```

No synchronizer chains to report.

```
; Fast 1100mV 0C Model Setup Summary ;
+----+
; Clock; Slack; End Point TNS;
+----+
; clk ; 6.821 ; 0.000
+----+
; Fast 1100mV 0C Model Hold Summary ;
+----+
; Clock; Slack; End Point TNS;
+----+
; clk ; 0.204 ; 0.000
+----+
; Fast 1100mV 0C Model Recovery Summary ;
_____
No paths to report.
-----
; Fast 1100mV 0C Model Removal Summary ;
No paths to report.
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+-----+
; Clock ; Slack ; End Point TNS
+----+
; clk ; 4.413 ; 0.000
+----+
; Fast 1100mV 0C Model Metastability Summary ;
No synchronizer chains to report.
; Multicorner Timing Analysis Summary
+-----+
        ; Setup; Hold; Recovery; Removal; Minimum Pulse Width;
+-----+
; Worst-case Slack ; 1.913 ; 0.204 ; N/A ; N/A ; 4.101
     ; 1.913 ; 0.204 ; N/A ; N/A ; 4.101
; Design-wide TNS ; 0.0 ; 0.0 ; 0.0 ; 0.0 ; 0.0
        ; 0.000 ; 0.000 ; N/A ; N/A ; 0.000
+-----+
```

Power Report

```
; Power Analyzer Summary
; Power Analyzer Status ; Successful - Fri Dec 15 09:39:46 2023 ; Quartus Prime Version ; 22.1std.2 Build 922 07/20/2023 SC Lite
                              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name
                              ; Digital_project
; Top-level Entity Name ; Digital_project
; Family
                              ; Cyclone V
                                ; 5CGXFC7C7F23C8
; Device
; Power Models
                               ; Final
; Total Thermal Power Dissipation
                                           ; 391.26 mW
; Core Dynamic Thermal Power Dissipation ; 5.86 mW
; Core Static Thermal Power Dissipation ; 349.68 mW
; I/O Thermal Power Dissipation ; 35.71 mW
; Power Estimation Confidence ; Low: user provided insufficient toggle rate data ;
```

7-Design metrics (resources usage, power, operating frequency) evaluation

clk frequency = 100 MHz
Total power consumption = 391.26 mW
Resource Utilization:
LUT less than 1%
DSP Blocks 2%