

# Digital Logic Family

## Bipolar logic family

(electron and hole both contribute in current conduction)

B.J.T.

## Unipolar logic family

(only single type of carrier contributes in current conduction)  
electron or hole.

JFET, MOSFET etc.

### Saturated Logic family

(main transistors will operate in saturation and cutoff)

- (a) Resistor Transistor Logic (RTL) ✓
- (b) Diode Transistor Logic (DTL) ✓
- (c) Direct Coupled Transistor Logic (DCTL)
- (d) Integrated Injection Logic (IIL)
- (e) High Threshold Logic (HTL) ✓
- (f) Transistor transistor Logic (TTL) ✓

### Unsaturated Logic family

(main transistors will operate in forward active and cutoff)

- ✓ (i) PMOS logic family
- ✓ (ii) NMOS ..
- ✓ (iii) CMOS ..

(a) Schottky TTL


(b) Emitter Coupled Logic (ECL) ✓




## Diode Logic :-

### # OR GATE :-

$N$  number of inputs for OR gate



### Operation :- 2-OR GATE





	A	B	$v_1$	$v_2$	$v_0$	C
①	0	0	0V	0V	0V	0
②	0	1	0V	5V	4.289	1
③	1	0	5V	0V	4.289	1
④	1	1	5V	5V	4.294	1

# We will assume logic 1 for input part is 5V,  
and logic 0 for input part is 0V.

### Case 1:

$$v_1 = 0V, v_2 = 0V$$



# There is no higher voltage input terminal in this circuit. Thus diode will never turn on.

$$i = \frac{v_0 - 0}{R} \Rightarrow 0 = \frac{v_0}{R} \therefore v_0 = 0V$$



## Case (2) & (3)

### Case (a)

\* D1, OFF, D2, OFF

$$V_{A'} = 0V, V_{B'} = 5V$$


$$V_o = 0V$$



# Contradiction.

\* D1 ON, D2 OFF. # Contradiction.


\* D1 ON, D2 ON → Simplification



One node always has a single voltage.

# If we do thorough analysis, we would find a contradictory result that current would flow in opposite direction through D1 diode.

\* D1 OFF, D2 ON




$$\frac{V_o - 0}{100K} + \frac{(V_o + 0.7) - 5V}{0.25K} = 0$$

$$\Rightarrow V_o = 4.2893V$$

Case 4:  $V_1 = 5V, V_2 = 5V$

\* D1 ON, D2 ON.





$$\frac{v_0 - 0}{100k} + \frac{(v_0 + 0.7) - 5V}{0.25k} \times 2 = 0$$

$$v_0 = 4.2946V$$

# 4.289, 4.294 We will choose the smallest of the high voltage as output voltage high.  
 $v_{OH} = 4.289V \uparrow$

Power Dissipation:- Maximum dissipation of power among four cases.


# Case 4: Each individual branch is conducting current, Thus it has maximum power dissipation.

$$i_1 = \frac{5 - 4.994}{0.25k}$$

$$= 0.0215mA$$

$$i_1 = i_2$$

Theory:



$$P_1 = (v_1 - v_3) i_1, P_2 = (v_2 - v_3) i_2$$

$$\text{Total power, } P = P_1 + P_2$$


$$P_2 = P_1 = (5 - 0)V(0.0215mA) \Rightarrow P = 0.215mW$$

$$V, \mu A = \mu W$$



## AND GATE: 2-AND GATE

$v_1$	$v_2$	$v_o$	D1	D2
5V	5V	5V	OFF	OFF
5V	0V	✓	OFF	ON
0V	5V	✓	ON	OFF
0V	0V	✗	ON	ON




Exercise

# For choosing output logical low, we will take max of the logical output low.


$V_{OL} = 0.7V$   $\rightarrow$  all voltages below this voltage would be considered logical low.

## Register Transistor Logic (RTL)

### RTL INVERTER:-




input logical  
 $v_i = +12V$   
low = 0V



$v_i$	$v_o$
1	0
0	1

### Case 1: $v_i = 0V$

Guess/Assumption: T is in cutoff mode.



$$\frac{v_B - (-12)}{100k} + \frac{v_B - 0}{15k} = 0$$

$$\Rightarrow v_B = -1.565V$$

$$v_E = 0V$$

