

SYSTEM DESIGN WITH MICROPROCESSORS

D. ZISSOS

Department of Computer Science, University of Calgary, Calgary, Canada

with contributions by

J. C. BATHORY,

Research Assistant, University of Calgary

SEMINAR LIBRARY
Department of Computer Science
UNIVERSITY OF KARACHI
23.6.94

1978



ACADEMIC PRESS

London New York San Francisco

A Subsidiary of Harcourt Brace Jovanovich, Publishers

Contents

Foreword by J. L. Alty				1804	N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			V
Preface								ix
1. LOGIC DESIGN								
1.1 Introduction .			1616			10.00	* *	I
1.2 Optimal Design						2.4	1.0	2
1.3 Boolean Algebra	*.*							2
1.4 Gates			12.4	10. 4		14:14		11
1.5 Race-Hazards				14. 4		234		13
1.6 Unused States						14.4		14
1.7 State Reduction							454	14
1.8 Sequential Equat	tions							15
1.9 Event-Driven Se			uits .		1414			20
1.10 Clock-Driven Se					4.4	4.4		25
1.11 References								31
2. THE MICROPROCESSOR								
2.1 The Microproce	rear							22
2.1 The Microproce 2.2 Wait States		***	**			4.4		
2.3 M.P.U. Signals		* *	9.79	4.4			4.4	38
					* *		4.14	42
TO THE PROPERTY OF THE PARTY OF				1	101	474	* *	44
				214	Y.35		* *	47
			* *	* 12	1. 1.1	12	**	50
20 1			**	8.0	* *	* *	4.3	50
The second secon				- 11		100	9.4	52
2.9 Design Philosop			* 4					53
2.10 Design Steps .								53
2.11 References		17.00	0.0					54
							200	1967

3.	WAIT/G	O SYSTEMS							
	3.1 In	troduction							55
	3.2 T	he Wait/Go Concept							56
		/ait/Go Systems							57
		/ait/Go Logic							52
		Li Caladiana							73
		eferences		V. W.			0.00		90
4.	TEST-A	ND-SKIP SYSTEMS							
	4.1 I	ntroduction		* *					91
	4.2	Test-and-Skip Systems	* *						92
		Clock Stretching			476			**	93
	4.4]	Problems and Solutions							94
5.	INTER	RUPT SYSTEMS							
	5.1	Introduction						10	119
	5.2	Interrupt Systems		* *	* (*)	**		1	10
	5.3	Flags and Flag Sorters	**	* *		100		1	
	5.4	Intel 8080 Interrupt Sys	tem	**				. 1	
	5.5	Emergency Interrupts for	or the	Intel 9	000		**	17	24
	5.6	Motorola 6800 Interrup	t Svet	eme	000.			13	25
	201	Emergency Interrupts for	or the	Matar	ola 69	00	100	1	27
		- rooteins and Solutions		WIOLOI				. 17	27
	5.9	References	***					14	18
			TO ALL	**	**		2.7		
3	6. D.M.	A. SYSTEMS							
	6.1	Introduction							\$9
	6.2	D.M.A. Systems	**	**				. 13	10
	- 1/41	D.M.A. Interform					**	13	73
	6.4	The I wo-Wire Interfer		**	**	**	136	12	
	S	-yuc-steal Logic		10/0	0.4	1 6 4 1			
	6.6	Problems and Solution				10	-	16	
				. 5.5		1100	100		
	7. D.D	T. SYSTEMS							
		Introduction .						16	
	7.2	D.D.T. Systems		100	1	350	4.41	. 10	
	7.3	D.D.T. Interfaces			100	**	1 34	. 1	
	7.4	Problems and Solution		8.6	10		130 411		
	7.5	References	15	100		4.4	79.0	100	

CC	ONTE	NTS			xiii
APPENDIX 1. Action/Status Devices					
A1.1 Action/Status Devices					 181
A1.2 Front-End Logic	100				+01
A1.3 References	* (*				 184
APPENDIX 2. The Intel 8085					
A2.1 General					 185
A2.2 Wait/Go Systems					 187
A2.3 Test-and-Skip Systems					 196
A2.4 Interrupt Systems				***	 196
A2.5 Reference		••			 200
INDEX					
Index			1 202	191	 201