n L. Hennessy & David A. Patterson

THIRD EDITION

Contents

	Foreword	vii
	Preface	xvii
	Acknowledgments	XXV
Chapter 1	Fundamentals of Computer Design	
	1.1 Introduction	2
	1.2 The Changing Face of Computing and the Task of the Computer Designer	. 4
	1.3 Technology Trends	11
	1.4 Cost, Price, and Their Trends	14
	1.5 Measuring and Reporting Performance	24
	1.6 Quantitative Principles of Computer Design	39
	1.7 Putting It All Together: Performance and Price-Performance	48
	1.8 Another View: Power Consumption and Efficiency as the Metric	56
	1.9 Fallacies and Pitfalls	57
	1.10 Concluding Remarks	65
	1.11 Historical Perspective and References	67
	Exercises	74
Chanter 3	Instruction Cat Balantalan and Committee	
Chapter 2	Instruction Set Principles and Examples .	
	2.1 Introduction	90
	2.2 Classifying Instruction Set Architectures	92
	2.3 Memory Addressing	95
	2.4 Addressing Modes for Signal Processing	101
	2.5 Type and Size of Operands	104

STREET, STREET

1 Duncessing	105
2.6 Operands for Media and Signal Processing	108
	109
2.8 Operations for Media and Signal	111
2.9 Instructions for Control Flow	117
2.10 Encoding an Instruction Set	120
2.11 Crosscutting Issues: The Role of Compilers The MIPS Architecture	129
2.12 Putting It All Together: The MIPS Architecture	136
2.13 Another View: The Trimedia TM32 CPU	142
2.14 Fallacies and Pitfalls	- 147
2.15 Concluding Remarks 2.16 Historical Perspective and References	148
Exercises	161
Chapter 3 Instruction-Level Parallelism and Its Dynamic Expl	oitation
3.1 Instruction-Level Parallelism: Concepts and Challenges	172
3.2 Overcoming Data Hazards with Dynamic Scheduling	181
. 3.3 Dynamic Scheduling: Examples and the Algorithm	189
3.4 Reducing Branch Costs with Dynamic Hardware Predicti	10000
3.5 High-Performance Instruction Delivery	209
3.6 Taking Advantage of More ILP with Multiple Issue	215
3.7 Hardware-Based Speculation	
3.8 Studies of the Limitations of ILP	224
3.9 Limitations on ILP for Realizable Processors	240
3.10 Putting It All Together: The P6 Microarchitecture	253
3.11 Another View: Thread-Level Parallelism	259
3.12 Crosscutting Issues: Using an ILP Data Path to Exploit TLP	272
3.13 Fallacies and Pitfalls	273
3.14 Concluding Remarks	273
3.15 Historical Personative and D. r.	276
3.15 Historical Perspective and References Exercises	280
	288
4.1 Basic Compiler Techniques for 5	o Annuardas
4.1 Basic Compiler Techniques for Exposing ILP	e Approaches
4.2 Static Branch Prediction	304
4.3 Static Multiple Issue The VI IN Appear	313
4.4 Advanced Compiler Support for Experien	315
4.4 Advanced Compiler Support for Exposing and Exploiting IL 4.5 Hardware Support for Exposing More Parallelism	P 319
at Compile Time	
	340

	Contents	. X
	4.6 Crosscutting Issues: Hardware versus Software	35
	Speculation Mechanisms	
	4.7 Putting It All Together: The Intel IA-64 Architecture	35
	and Itanium Processor	3
	4.8 Another View: ILP in the Embedded and Mobile Markets	3
	4.9 Fallacies and Pitfalls	3
	4:10 Concluding Remarks	3
	4.11 Historical Perspective and References	3
	Exercises	
Chapter 5	Memory Hierarchy Design	
Chapters		3
	5.1 Introduction 5.2 Review of the ABCs of Caches	3
	a t b t manage	- 4
	5.3 Cache Performance	4
	5.4 Reducing Cache Miss Penalty	4
	5.5 Reducing Miss Rate 5.6 Reducing Cache Miss Penalty or Miss Rate via Parallelism	4
		4
	5.7 Reducing Hit Time 5.8 Main Memory and Organizations for Improving Performance	
	5.8 Main Memory and Organizations to amplify the	
	5.9 Memory Technology	9
	5.10 Virtual Memory	-
	5.10 Virtual Memory 5.11 Protection and Examples of Virtual Memory Hierarchies	
	5.11 Protection and Examples 5.12 Crosscutting Issues: The Design of Memory Hierarchy 5.12 Crosscutting Issues: The Design of Memory Hierarchy	
	5.12 Crosscutting issues. The Design of the Sony Playstation 2	
	and Another View: The Emotion Engine of the sorty	
	5.15 Another View: The Sun Fire 6800 Server	
	5.16 Fallacies and Pitfalls	
	5.17 Concluding Remarks	
	5.18 Historical Perspective and References	
	Exercises	
	Multiprocessors and Thread-Level Parallelism	
Chapter 6		
	6.1 Introduction	
	6.2 Characteristics of Application Domains 6.2 Characteristics of Application Domains	
	6.2 Characteristics of the Characteristics of	
	6.3 Symmetric Shared-Memory Multiprocessors 6.4 Performance of Symmetric Shared-Memory Multiprocessors	
	A A A STATE OF A PERSONAL PROPERTY OF THE PERS	
1 2 2 2	6.5 Distributed Shared-Memory Architectures 6.6 Performance of Distributed Shared-Memory Multiprocessors	

.

	6.7 Synchronization	59
	6.8 Models of Memory Consistency: An Introduction	60
	6.9 Multithreading: Exploiting Thread-Level Parallelism within a Processor	60
	6.10 Crosscutting Issues	61
	6.11 Putting It All Together: Sun's Wildfire Prototype	62
	6.12 Another View: Multithreading in a Commercial Server	63
	6.13 Another View: Embedded Multiprocessors	63
	6.14 Fallacies and P!tfalls	63
	6.15 Concluding Remarks .	64
	6.16 Historical Perspective and References	64
	Exercises	665
Chapter	7 Storage Systems	
	7.1 Introduction	678
	7.2 Types of Storage Devices	679
	7.3 Buses—Connecting I/O Devices to CPU/Memory	692
	7.4 Reliability, Availability, and Dependability	702
	7.5 RAID: Redundant Arrays of Inexpensive Disks	705
	7.6 Errors and Failures in Real Systems	710
	7.7 VO Performance Measures	716
	7.8 A Little Queuing Theory	720
	7.9 Benchmarks of Storage Performance and Availability	731
	7.10 Crosscutting Issues	737
	7.11 Designing an I/O System in Five Easy Pieces	741
	7.12 Putting It All Together: EMC Symmetrix and Colors	754
	7.13 Another View: Sanyo VPC-SX500 Digital Camera	
	7.14 Fallacies and Pitfalls	760
	7.15 Concluding Remarks	763
	7.16 Historical Perspective and References	769
	Exercises	770
hapter 8	The state of the s	778
induces 0	Interconnection Networks and Clusters	
	8.1 Introduction	
	8.2 A Simple Network	788
	8.3 Interconnection Network Media	793
	8.4 Connecting More Than Two Computers	802
	8.5 Network Topology	805
	8.6 Practical Issues for Communicati	814
	8.6 Practical Issues for Commercial Interconnection Networks	921

			Contents	* XV
		8.7 Examples of the		
		8.7 Examples of Interconnection Networks 8.8 Internetworking		825
		8.9 Crosscutting leaves for the	*	830
		8.9 Crosscutting Issues for Interconnection Networks 8.10 Clusters		834
		8.11 Designing a Cluster		838
		0.12 Putting It All Together The Consta Character		843
		The state of the s		855
		rallacies and Pitfalls		862
		6.15 Concluding Remarks		867
		o. 16 Historical Perspective and References		870
		Exercises		871
Appendix /	Δ.			877
- Appendix	,	Pipelining: Basic and Intermediate Concepts		
	-	1.1 Introduction		
	-	1.2 The Major Hurdle of Pipelining—Pipeline Hazards		A-2
	A	How is Pipelining Implemented?		A-11
	A	.4 What Makes Pipelining Hard to Implement?		A-26
	A	5 Extending the MIPS Pipeline to Handle Multicycle Opera	tlane	A-37
	A	6 Putting It All Together: The MIPS R4000 Pipeline	lions	A-47
	A.	7 Another View: The MIPS R4300 Pipeline		A-57
	A.	8 Crosscutting Issues		A-66
	A.			A-67 A-77
	A.	10 Concluding Remarks		
	A.		1000	A-78 A-78
		Exercises	UTA VI	A-78
				A-01
Appendix B	So	lutions to Selected Exercises		*
		Introduction		B-2
	B.1	Chapter 1 Solutions		B-2
	B.2	Chapter 2 Solutions		· B-7
	B.3	Chapter 3 Solutions		8-11
	B.4	Chapter 4 Solutions		B-16
	B.5	Chapter 5 Solutions		B-21
	300			
	B.6	Chapter 6 Solutions		B-25
	B.7	Chapter 7 Solutions		B-29
	B.8	Chapter 8 Solutions		8-30
	B.9	Appendix A Solutions		B-35

3.4

	Online Appendices (www.mkp.com/CA3/)
	A Survey of RISC Architectures for Dasktop, Server,
Appendix C	and Embedded Computers
Adiv D	A - Alternative to MSC: The Intel 80x80
Appendix D	Another Alternative to RISC: The VAX Architecture
Appendix E	Another Alternative to Mainframe Computers
Appendix F	The IBM 360/370 Architecture for Mainframe Computers
Appendix G	Vector Processors Revised by Krste Asanovic
Aprendix H	Computer Arithmetic by David Goldberg
Appendix I	Implementing Coherence Protocols
*	
	References
	Index

THE THE RESERVE OF THE PARTY OF

CANAL CONTRACT OF THE PARTY OF THE PARTY.

R-1

1-1