# System Design with Microprocessors

D. Zissos



Academic Press London New York San Francisco
A Subsidiary of Harcourt Brace Jovanovich, Publishers

# SYSTEM DESIGN WITH MICROPROCESSORS

D. ZISSOS

Department of Computer Science, University of Calgary,
Calgary, Canada

with contributions by

J. C. BATHORY,

Research Assistant, University of Calgary



1978

ACADEMIC PRESS

London New York San Francisco

A Subsidiary of Harcourt Brace Jovanovich, Publishers

# Contents


Foreword by J. L. Alty . . . . . v
Preface . . . . . ix

1. LOGIC DESIGN

1.1 Introduction . . . . . 1
1.2 Optimal Design . . . . . 2
1.3 Boolean Algebra . . . . . 2
1.4 Gates . . . . . 11
1.5 Race-Hazards . . . . . 13
1.6 Unused States . . . . . 14
1.7 State Reduction . . . . . 14
1.8 Sequential Equations . . . . . 15
1.9 Event-Driven Sequential Circuits . . . . . 20
1.10 Clock-Driven Sequential Circuits . . . . . 25
1.11 References . . . . . 31

2. THE MICROPROCESSOR

2.1 The Microprocessor . . . . . 32
2.2 Wait States . . . . . 38
2.3 M.P.U. Signals . . . . . 42
2.4 Modes of Microprocessor Operation . . . . . 44
2.5 Semiconductor Memories . . . . . 47
2.6 I/O Ports . . . . . 50
2.7 Address Decoders . . . . . 50
2.8 Interfaces . . . . . 52
2.9 Design Philosophy . . . . . 53
2.10 Design Steps . . . . . 53
2.11 References . . . . . 54

3. WAIT/GO SYSTEMS

3.1 Introduction . . . . . 55
3.2 The Wait/Go Concept . . . . . 56
3.3 Wait/Go Systems . . . . . 57
3.4 Wait/Go Logic . . . . . 62
3.5 Problems and Solutions . . . . . 73
3.6 References . . . . . 90

4. TEST-AND-SKIP SYSTEMS

4.1 Introduction . . . . . 91
4.2 Test-and-Skip Systems . . . . . 92
4.3 Clock Stretching . . . . . 93
4.4 Problems and Solutions . . . . . 94

5. INTERRUPT SYSTEMS

5.1 Introduction . . . . . 109
5.2 Interrupt Systems . . . . . 110
5.3 Flags and Flag Sorters . . . . . 113
5.4 Intel 8080 Interrupt System . . . . . 120
5.5 Emergency Interrupts for the Intel 8080 . . . . . 124
5.6 Motorola 6800 Interrupt Systems. . . . . 125
5.7 Emergency Interrupts for the Motorola 6800 . . . . . 127
5.8 Problems and Solutions . . . . . 127
5.9 References . . . . . 148

6. D.M.A. SYSTEMS

6.1 Introduction . . . . . 149
6.2 D.M.A. Systems . . . . . 150
6.3 D.M.A. Interfaces . . . . . 151
6.4 The Two-Wire Interface . . . . . 156
6.5 Cycle-Steal Logic . . . . . 158
6.6 Problems and Solutions . . . . . 160

7. D.D.T. SYSTEMS

7.1 Introduction . . . . . 167
7.2 D.D.T. Systems . . . . . 169
7.3 D.D.T. Interfaces . . . . . 169
7.4 Problems and Solutions . . . . . 175
7.5 References . . . . . 175

APPENDIX 1. Action/Status Devices

A1.1 Action/Status Devices . . . . . 181
A1.2 Front-End Logic . . . . . 181
A1.3 References . . . . . 184

APPENDIX 2. The Intel 8085

A2.1 General . . . . . 185
A2.2 Wait/Go Systems . . . . . 187
A2.3 Test-and-Skip Systems . . . . . 196
A2.4 Interrupt Systems . . . . . 196
A2.5 Reference . . . . . 200

INDEX

Index. . . . . 201