Galgotia Computer Engineering Text Book Scrie

## Microprocessors and Microcontrollers

#### Special Features

- Presentation is in a simple and lucid manner.
- Does not require prior knowledge of the subject matter for understanding it.
- Suitable for self learning.
- Provides comprehensive coverage on topics concerning microprocessors and applications.

Describes all generations of microprocessors and peripherals.

Contains numerous illustrations and relevant explanations throughout the text.



#### A Complete Text

(Microprocessor Architecture, Programming and Applications with the Intel 8085 through 80486 Processor)

B.P. SINGH

GALGOTIA

# Microprocessors and Microcontrollers—A Complete Text

Compaler Seminar

DR. B.P. SINGH

SOTALISMENT OF KARAGES 7



Galgotia Publications Pvt. Ltd.

AN AN ARTHUR DESCRIPTION OF THE PROPERTY OF TH

5, Ansari Road, Daryaganj, New Delhi-110 002 Phones: 23263334, 23288134, Fax: 23281909



### DETAILED CONTENTS

A NOTE FRO	HT MC	HE TECHNICAL EDITOR	
PREFACE			
F 1/2/24			
FOREWORD	•		- 1915
Chapter-1	Intr	oduction	1-1
(MC - 2 - 1 - 1	1.1	Popularity of Microprocessor	
	12	Human Analogy of a Computer	
	1.3	Types of Computers	
		1.3.1 Microcomputer	
		1.3.2 Minicomputer	
		1.3.3 Mainframe computer	
	1.4	Computer Languages:	5
		1.4.1 Machine Language	7
		1.4.2 Assembly Language	9
		1.4.3 Interpreter	10
		1.4.4 High Level Language	11
	1.5	BIT, NIBBLE, BYTE	12
	1.6	Exercises	
-	41.	roprocessor -> Microcomputer	15-24
Chabtes—7		Introduction	15
	2.1	Address Rus	18
	2.2	Buffer	19
	2.4	Data Bus	21
	400	The second secon	

2.	5 Control Bus	2
Chapter -		25-32
	Volution of Microprocessor	25
3	1 Introduction	24
3.		25
3.	3 Types of Microprocessors	3(
3.0	4 IInd Generation Microprocessors	31
3.5	5 Hrd Generation Microprocessors	31
3.6	6 IVth Generation Microprocessors.	
3.7	7 Tabular Comparison of 8085, 8086/8088, 80186/80188, 80286, 80386; 80486	32
Chapter-4 AR	CHITECTURE	33-77
4.1	A continue	37
4.2	Architecture Tree	39
4.3	ALU (Arithmetic Logic Unit)	40
4.4	Flag Registers	41
	4.4.1 Sign or Negative Flag (S or N)	42
	4.4.2 Zero Flag (Z)	42
	4.4.3 Auxiliary Carry Flag (AC)	43
	4.4.4 Parity (Flag) (P)	
	4.4.5 Carry Flag (C)	43
4.5	Timing and Control Unit	43
4.6	Register Section of The Microprocessor	46
	4.6.1 General Purpose Registers (GPRs)	48
	4.6.2 Special Purpose Registers (SPRs)	49
	4.6.3 Programmable Registers	50
	4.6.4 PC	50
4	1.6.5 SP	50
4.	.6.6 Registers not Accessible	51
4.	.6.7 Instruction Register (IR)	51
4.7 In	iterrupts	52
4.3	7.1 Introduction	52
4.7	7.2 Types of Interrupts	
	4.7.2.1 Polling	52
	4.7.2.2 Hardware Interrupts	52
	- marare interrupts	54

		4.7.2.2.1 EI (Enable Interrupt)	5
		4.7.2.2.2 SIM (set interrupt mask)	5
		4.7.2.3 Pending Interrupts	6
		RIM Instruction	6
		4.7.2.4 DI (Disable Interrupt)	6
		4.7.2.5 External Hardware Interrupts	6
	40	Exercises	6
	4.8	Exercises	
hapter—5	Pin C	onfiguration (8085)	73-84
25	5.1	Introduction	73
	5.2	X1 &X2 (Pin 1 & 2)	73
	5.3	RESET OUT (Pin-3)	75
	5.4	SOD (PIN-4)	75
	5.5	SID (PIN-5)	76
	5.6	Interrupts (PINS 6-10)	76
	5.7	INITA (DINL11)	77
	5.8	Multiplexed Address and Data Bus (PINs 12-19)	77
	5.9	Latch	78
	5.10	Address Bus (PINs 21-28)	79
	5.10	Control And Status Signals	80
	5.11	5.11.1 S1 & S0 (pins 29 & 33)	80
		5.11.2 ALE (Pin 30)	81
		5.11.3 WR (Pin-31)	81
		5.11.4 RD (Pin-32)	82
		5.11.5 IO/M (Pin-34)	82
	5.12	Ready (PIN-35)	82
	5.13	Reset In (Pin-36)	82
	5.14	CLK Out (Pin-37)	83
	5.15	HOLD (Pin-38)	83
	5.16	HLD A (Pin-39)	83
	5.17	V <sub>cc</sub> (Pin-40)	*****
Chapter-	6 Inst	ractions	85-106
	6.1	Introduction	85
	6.2	Information Movement Instructions	86
		6,2.1 Group 0	86

8.7 STA

120

6326		86
6.2.2 Group 1 6.3 Information Modification Instructions		86
6.3.1 Group 2		88
The manufactions - and Operation	on	88
6.4 Control Instructions 6.4.1 Group 3 (a) or Program Control Operation 6.4.1 Group 3 (a) or Processor Control Operation	ons	88
642 Group 3(b) 00 1 1		88 89
C.E. Rosto Ultration		89
6.6 Derivation of Op Codes		92
6.6.1 Tables for 8085  6.7 Addressing Modes Of 8085		92
and I forming the state of the		93 94
6.7.1 Illustrations 6.7.2 Direct Addressing 6.7.3 Register Addressing 6.7.3 Register Addressing		94
as Radister muncus		95
6.7.4 Register indirect 6.7.5 Inherent or Implied		107-112
		107
Chapter—7 Instructions		107
7.1 Data Format 7.2 Instructions		108
7.2 Instructions 7.2.1 Single Byte Instructions		108
722 Two Byte Instructions		109
7.2.3 Three Byte Instructions		111
7.3 Label Field		111
7.3.1 Data Names		111
7.3.2 Rules for Labels		112
7.4 Operation Field		112
7.4.1 Rules for Operation Codes		
7.5 Operand Field		112
7.6 Comment Field		112
Of Vantauctions (2025)		113-138
hapter-8 Functions Of Instructions (8085)		113
8.1 MOV		
0.2 MVI		115
8.3 LXI		116
8.4 INR AND DCR		117
8.5 INX AND DCX		118
8.6 LDA		119
OT CTA		212

V-	00	IDIN	
	8.8	LDAX AND STAX LHLD & SHILD	1
	8.9		12
	8.10	XCHG	12
	8.11	DAD	12
	8.12	DAA	12
	8.13	PUSH AND POP	12
	8.14	SPHL	12
	8.15	XTHL	12
	8.16	STC AND CMC	13
	8.17	JUMPS	
	0.17	Unconditional Jump	13
	0 10		131
	8.18	Comparison CMP and CPI	131
	8.19	mi LOUE	132
	8.20	IN and OUT	133
	8.21	Logical Operations ANA and ANI	134
			135
			135
	0.77		136
	8.22	Register Rotation RIM and SIM	138
	8.23		139-152
Chapter-9	Timi	ing and control signer	139
	9.1	Introduction	140
	9.2	Processor Cycle	140
	9.3	Instruction Cycle	144
	9.4	Examples	147
		Read Cycle	147
		Write Cycle	153-192
10	Micr	oprocessor Programming	
Chapter-10	10.1	4 AT-M	156
	10.2	Why Assembly Language Used	
	10.3	Flowchart	
	10.4	Examples  Description	
	5	of the linear equation ax+b=c	157
		The state of the s	

	10.4.2 Draw the flowchart to find out the largest of the three numbers A; B and a 10.4.3 Draw flowchart to multiply 08(14) with 06(14) 10.4.4 Draw flowchart for time delay subrentine 10.5 Commence flowchart for time delay authentine Ends	
	out the beneat of the three milital with Do(14)	174
	10.4.3 Draw flowshart to multiply to automating	139 159 150
	10.4.4 Draw flowchart for time delay authenting Ends 10.5 Conversion of Assembly Language To Machine Ends 10.6 Software Time Delays	150
	Conversion of Assembly Emphases	160
	A CA COMPANY OF THE PARTY OF TH	161
	The Subroutine	101
	10.7.1 Why Subrouting	7 1 2 2
	10.7.2 Simple Subroutine	165
	AGE 3 Nulliple Subjective	
	10.8 Examples	183-309
hapter-11	Data Transfer	193
	A STATE OF THE PARTY OF THE PAR	196
	THE PARTY OF THE P	197
	11.3 Serial Transmission	200
	11.4 I/O Methods	201
		201
		203
	11.4.2 I/O mapped I/O	204
	11.5 Data Transfer Schemes 11.5.1 Programmed I/O Data Transfer 11.5.2 Interrupt I/O Data Transfer	204
	11.5.1 Programmed 17 Community	206
	11.5.2 Interrupt I/O Data Transfer	
	11.5.2 Interrupt I/O Data Transfer 11.6 Direct Memory Access (DMA) Data Transfer	209-258
apter—12	Memory Devices	2.09
	12.1 Introduction	209
	12.2 Memory Hierarchy	211
	12.3 Basic Memory Terms	211
	12.3.1 Read Cycle	213
	and a state to Carolia	214
	12.3.2 Write Cycle  12.4 Key Features of Semiconductor memories	214
	12.5 Semiconductor memory Organisation	
	12.6 Addressing Memory Locations	215
	12.7 Read Operation	216
	12.8 Write Operation	217
	12.9 Chip Select	217
	12.10 Read/Write Memories (RWMs)	217
1.	2.11 Static RAMs (SRAMs)	217
		40.1

12 12 Dynamic RAMs (DRAMs)	222
12.12 Dynamic Kitting (2.1.1.1.)	
12.12.1 Merits of DRAMs	223
12.12.2 Demerits of DRAMs	223
12.13 Read Only Memory (ROM)	224
12 14 Masked ROM	226
12 15 Read Mostly PROMs (RMPROMs)	228
12.16 PROM	228
	229
12.17 EPROM	
12.18 EEPROM (E <sup>2</sup> PROM)	231
12.19 Category of Memory	231
12.20 Expanding Memory Size	233
12.20.1 Word Size Expansion	234
12.20.2 Memory Location Expansion	235
12.20.3 Address Decoding	238
74LS138 Decoder	239
Full Decoding	240
Partial Decoding	242
12.21 Disk & Its Drives	248
12.21.1 Floppy Disk	248
12.21.2 Disk Capacity	250
12.21.3 Access Time	253
12.22 Hard Disk	253
12.22.1 Pack Capacity	253
12.22.2 Read Time	256 257
12.22.3 Advantages of Magnetic Disk	258
12.22.4 Disadvantages	
apter—13 Interfacing	259-280
13.1 Introduction	257
13.2 Keyboard Interface	260
13.3 Display Interface	262
13.4 Software Approach To Keyboard Interface	264
13.5 Hardware Approach To Keyboard-Display Interface (8279	) 268
13.5.1 Keyboard Section 13.5.2 Scan Section	270
13.5.3 Display Section	270
	271

The state of the s	
13.5.4 µP Interface Section	271 1
13.6 Interfacing 8085 With 8279	281-310
Chapter—14 Programmable Peripheral Interface 8255 (PIP)	281
14.1 Introduction	281
14.2 Pinouts & Block Diagram	282
14.3 Control Lines	285
14.4 Basic Operation Of 8255	287
14.5 Control Register Address	287
14.6 Address Lines	288
14.7 Control Word	2.90
14.7 Control Word  14.8 Single Bit Set/Reset (BSR) Control Word	290
14.9 Mode Selection Output Mode)	292
14.9.1 Mode 0 (Basic Input/Output)  14.9.2 Mode-1 (Strobed Input/Output)  14.9.2 Mode-2 (Strobed Bidirectional Bus I/O)	294 299
14.9.2 Mode-I (Strobed Bidirectional Bus 170)	300
4 4 O 2 MANUPACTURE	304
14.10 Intertacing	307
14.11 Examples 14.12 Traffic Light Control At Any Crossing 14.12 Traffic Light Controller	
Tamperdiuic -	311-330
14.13 Temperature (8253) (PIT)  spter—15 Programmable Interval Timer (8253) (PIT)	311
pter—15 Programmable Interval	312
15.1 Introduction	313
Buc Ruffer	313
15.3 Data Bus Bullet 15.3,1 Read/Write Control Logic	314
Word Register	314
15.4 Control Word Registration 15.4.1 Modes	314
15.5 Logics Of Counters	315
C Word Format	31:
15.6.1 Mode-0 (Interrupt on Terminal Count)	
15.6.2 Mode-1 (Programmable One-Shot)	31
15.6.3 Mode-2 (Rate Generator)	31
15.6.4 Mode-3 (Square Wave Generator)	31
15.6.4 Mode-5 (Square Wave Conclusion)	31
15.6.5 Mode-4 (Software Triggered Strobe)	31
15.6.6 Mode-5 (Hardware Triggered Strobe)	51

	15.7	Summary Of Gate Pin Conditions	319
	15.8	Interfacing 8253	320
	15.9	Programming of 8253	322
		Write Operation	322
		Read Operation	323
	10.11	Generation of Desired Waveform	325
		Reading the Timer Count	327
		Latching the Count for Reading	329
	el-	Data Transfer	331-348
hopter-16		Introduction	331
	16.1	UART (Universal Asynchronous Receiver Transmitter)	334
	16.2	*: DT 335	
	16.3		338
		THE STATE OF THE PARTY OF THE P	338
	161	16.3.2 Receiver Interfacing 339	
	16.4	Programming 341	245
	16.5	Initialisation	345 345
	16.6	Mode Word	345
		Command Word	
		rammable Interrupt Controller (PIC) : 8259	349-362
Chapter-17	Prog	rammable Interrupt Common t	349
The state of the s	17.1	Introduction Polling (8259)	351
	17.2	Hardware Polling (8259)	353
	17.3	Data Bus Buffer Read/Write Control Logic	353
	17.4	17.4.1 CS (Chip Select)	353
		17.4.1 WR (Write)	353
		17.4.3 RD (Read)	353
		17.4.4 AO	353
	17.5	- I Description	354
	11.0	17.5.1 IRR & ISR	354
		17.5.2 INT (Interrupt)	354
		17.5.3 INTA (Interrupt Acknowledge)	354
		17.5.4 Interrupt Mask Register (IMR)	354
		17.5.5 Priority Resolver	354
		17.5.6 SP (Slave Program)	354

.

1

-			
-			
9			
	т.		

100	Million and Administration of the Control of the Co	
	1222	364
	17.5.7 Cascade Buffer/Comparator	355
	17.6 Operational Description	397
	17.7 Initialisation	363-364
Chap	oter-18 Latch : 8212	249
	18.1 Introduction	363
	18.2 Function	343
	18.3 Interfacing	369-414
Chant	er-19 Analog To Digital Converter (ADC)	369
ciraps	Andiog To Digital Converses	370
- 150	19.1 Introduction	371
	19.2 Conversion Process  19.2.1 Sample-and-Hold	371 372
	19.2.1 Sample and 19.2.2 Quantization	373
		378
	and place MOX Days	378
	19.2.4 ADC BIOCK DOTA 19.3 Characteristic Parameters of ADC	378
	10 3 1 Resolution	380
	10 2 2 Quantization Error	380
		384
	A CONTRACTOR OF PERSONS AND ADDRESS OF THE PERSON ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON AD	388
	19.3.4 Aperture & Tong 19.4 Successive Approximation ADC 19.5 The Parallel OR Flash A/D Converter	393
	19.5 The Parallel OK Flash 777  19.6 Single-Slope A/D Converter	395
	t ct and A /D Convener	398
	- c ogge /0209	402
	19.8 ADC 0808/0809 Sample & Hold Circuit	404
	Aperture Time	404
	Acquisition Time	409
	0808/0809 Interfacing	20,
		415-440
hapter-2	O Digital To Analog Converter (DAC)	415
	20.1 Introduction	416
	20.2 DAC Parameters	416
	20.2.1 Linearity	417
	20.2.2 Integral Non-Linearity	
	20.2.3 Differential Non-Linearity	417
	20.2.4 Gain or Scale Factor Non-Linearity	418

		-	_	
_				
	 ••			•

c

		20.2.5 Offset Non-Linearity	419		
		20.2.6 Resolution	419		
		20.2.7 Setting Time	420		
		20.2.8 Monotonicity	420		
		20.2.9 Accuracy	421		
	20.	20.2.10 Temperature Coefficient  3 DAC Methods	421		
		20.3.1 Weighted Resistor DAC	422 422		
		20.3.2 Voltage Summing or R/2R DAC	433		
	20.4		436		
	20.5		439		
		20.5.1 Introduction	439		
hapter-20	Dire	ect Memory Access Controller 8257	441-446		
	21.1	Introduction	441		
	21.2	Functional Description	441		
	21.3	Block Diagram Description	444		
		21.3.1 DMA Channel	444		
		21.3.2 Mode Set Register	445		
hapter-22	16 5	t Microprocessors 8086/8088	447-492		
	22.1	Introduction	447		
	22.2	Address/Data Bus Structure	451		
	22.3.	Control Bus	452		
	22.4 1	Minimum/Maximum Modes	452		
	22.5 Architecture				
	100	22.5.1 BIU	452		
		22.5.2 EU	453		
	22.5	Data Registers	453		
		Pointer Index and Registers	454		
		Source and Destination Registers	455		
		Processor Status Word (PSW)	455		