

Microprocessors and Microcontrollers

Special Features

- Presentation is in a simple and lucid manner.
- Does not require prior knowledge of the subject matter for understanding it.
- Suitable for self learning.
- Provides comprehensive coverage on topics concerning microprocessors and applications.
- Describes all generations of microprocessors and peripherals.
- Contains numerous illustrations and relevant explanations throughout the text.



A Complete Text

(Microprocessor Architecture, Programming and Applications with the Intel 8085 through 80486 Processor)

B.P. SINGH

GALGOTIA


004-21
SIN

Microprocessors and Microcontrollers— A Complete Text

Computer Sc.
Seminar

DR. B.P. SINGH

1960
SEMINAR LIBRARY
Department of Computer Science
UNIVERSITY OF KARACHI
24.10.2007



Galgotia Publications Pvt. Ltd.

5, Ansari Road, Daryaganj, New Delhi-110 002

Phones : 23263334, 23288134, Fax : 23281909



DETAILED CONTENTS

A NOTE FROM THE TECHNICAL EDITOR	iv
PREFACE	v
FOREWORD	ix
Chapter—1 Introduction	1-14
1.1 Popularity of Microprocessor	1
1.2 Human Analogy of a Computer	3
1.3 Types of Computers	3
1.3.1 Microcomputer	4
1.3.2 Minicomputer	4
1.3.3 Mainframe computer	4
1.4 Computer Languages:	5
1.4.1 Machine Language	5
1.4.2 Assembly Language	7
1.4.3 Interpreter	9
1.4.4 High Level Language	10
1.5 BIT, NIBBLE, BYTE	11
1.6 Exercises	12
Chapter—2 Microprocessor → Microcomputer	15-24
2.1 Introduction	15
2.2 Address Bus	18
2.3 Buffer	19
2.4 Data Bus	21

2.5 Control Bus

22

Chapter—3**Evolution of Microprocessor****25-32**

3.1 Introduction

25

3.2 1st Generation Microprocessors

28

3.3 Types of Microprocessors

29

3.4 11nd Generation Microprocessors

30

3.5 111rd Generation Microprocessors

31

3.6 1Vth Generation Microprocessors.

31

3.7 Tabular Comparison of 8085, 8086/8088,
80186/80188, 80286, 80386, 80486

32

Chapter—4**ARCHITECTURE****33-72**

4.1 Introduction

33

4.2 Architecture Tree

37

4.3 ALU (Arithmetic Logic Unit)

39

4.4 Flag Registers

40

4.4.1 Sign or Negative Flag (S or N)

41

4.4.2 Zero Flag (Z)

42

4.4.3 Auxiliary Carry Flag (AC)

42

4.4.4 Parity (Flag) (P)

43

4.4.5 Carry Flag (C)

43

4.5 Timing and Control Unit

43

4.6 Register Section of The Microprocessor

46

4.6.1 General Purpose Registers (GPRs)

48

4.6.2 Special Purpose Registers (SPRs)

49

4.6.3 Programmable Registers

50

4.6.4 PC

50

4.6.5 SP

50

4.6.6 Registers not Accessible

51

4.6.7 Instruction Register (IR)

51

4.7 Interrupts

52

4.7.1 Introduction

52

4.7.2 Types of Interrupts

52

4.7.2.1 Polling

52

4.7.2.2 Hardware Interrupts

52

54

	4.7.2.2.1 EI (Enable Interrupt)	58
	4.7.2.2.2 SIM (set interrupt mask)	59
	4.7.2.3 Pending Interrupts	64
	RIM Instruction	65
	4.7.2.4 DI (Disable Interrupt)	65
	4.7.2.5 External Hardware Interrupts	65
4.8	Exercises	69
Chapter—5	Pin Configuration (8085)	73-84
5.1	Introduction	73
5.2	X1 & X2 (Pin 1 & 2)	73
5.3	RESET OUT (Pin-3)	75
5.4	SOD (PIN-4)	75
5.5	SID (PIN-5)	76
5.6	Interrupts (PINS 6-10)	76
5.7	INTA (PIN-11)	77
5.8	Multiplexed Address and Data Bus (PINs 12-19)	77
5.9	Latch	78
5.10	Address Bus (PINs 21-28)	79
5.11	Control And Status Signals	80
	5.11.1 S1 & S0 (pins 29 & 33)	80
	5.11.2 ALE (Pin 30)	80
	5.11.3 \overline{WR} (Pin-31)	81
	5.11.4 \overline{RD} (Pin-32)	81
	5.11.5 IO/\overline{M} (Pin-34)	82
5.12	Ready (PIN-35)	82
5.13	Reset In (Pin-36)	82
5.14	CLK Out (Pin-37)	82
5.15	HOLD (Pin-38)	83
5.16	HLD A (Pin-39)	83
5.17	V_{cc} (Pin-40)	83
Chapter—6	Instructions	85-106
6.1	Introduction	85
6.2	Information Movement Instructions	86
	6.2.1 Group 0	86

	6.2.2 Group 1	85
6.3	Information Modification Instructions	85
	6.3.1 Group 2	88
6.4	Control Instructions	88
	6.4.1 Group 3 (a) or Program Control Operation	88
	6.4.2 Group 3(b) or Processor Control Operations	88
6.5	Byte Organisation	89
6.6	Derivation of Op Codes	89
	6.6.1 Tables for constructing Op Codes	92
6.7	Addressing Modes Of 8085	92
	6.7.1 Immediate Addressing	93
	6.7.2 Direct Addressing	94
	6.7.3 Register Addressing	94
	6.7.4 Register Indirect	95
	6.7.5 Inherent or Implied	95
		107-112
Chapter—7	Instructions	107
	7.1 Data Format	107
	7.2 Instructions	108
	7.2.1 Single Byte Instructions	108
	7.2.2 Two Byte Instructions	109
	7.2.3 Three Byte Instructions	111
7.3	Label Field	111
	7.3.1 Data Names	111
	7.3.2 Rules for Labels	112
7.4	Operation Field	112
	7.4.1 Rules for Operation Codes	112
7.5	Operand Field	112
7.6	Comment Field	112
Chapter—8	Functions Of Instructions (8085)	113-132
	8.1 MOV	113
	8.2 MVI	115
	8.3 LXI	116
	8.4 INR AND DCR	117
	8.5 INX AND DCX	118
	8.6 LDA	119
	8.7 STA	120

8.8	LDAX AND STAX	121
8.9	LHLD & SHLD	122
8.10	XCHG	122
8.11	DAD	123
8.12	DAA	124
8.13	PUSH AND POP	126
8.14	SPHL	128
8.15	XTHL	129
8.16	STC AND CMC	130
8.17	JUMPS	130
	Unconditional Jump	131
8.18	Comparison	131
8.19	CMP and CPI	132
8.20	IN and OUT	133
8.21	Logical Operations	134
	ANA and ANI	135
	ORA and ORI	135
	XRA and XRI	136
8.22	Register Rotation	138
8.23	RIM and SIM	139
Chapter—9	Timing and Control Signals	139-152
9.1	Introduction	139
9.2	Processor Cycle	140
9.3	Instruction Cycle	140
9.4	Examples	144
	Read Cycle	147
	Write Cycle	147
Chapter—10	Microprocessor Programming	153-192
10.1	Introduction	153
10.2	Why Assembly Language Used	156
10.3	Flowchart	156
10.4	Examples	157
	10.4.1 Draw the flowchart for the solution of the linear equation $ax+b=c$	157

10.4.2	Draw the flowchart to find out the largest of the three numbers A, B and C	158
10.4.3	Draw flowchart to multiply 02(1) with 02(1)	159
10.4.4	Draw flowchart for time delay subroutine	159
10.5	Conversion of Assembly Language to Machine Code	160
10.6	Software Time Delays	161
10.7	Subroutine	161
10.7.1	Why Subroutine	162
10.7.2	Simple Subroutine	163
10.7.3	Multiple Subroutine	165
10.8	Examples	193-208
Chapter-11	Data Transfer	193
11.1	Introduction	196
11.2	Parallel Transmission	197
11.3	Serial Transmission	200
11.4	I/O Methods	201
11.4.1	Memory Mapped I/O	201
11.4.2	I/O mapped I/O	203
11.5	Data Transfer Schemes	204
11.5.1	Programmed I/O Data Transfer	204
11.5.2	Interrupt I/O Data Transfer	206
11.6	Direct Memory Access (DMA) Data Transfer	209-258
Chapter-12	Memory Devices	209
12.1	Introduction	209
12.2	Memory Hierarchy	211
12.3	Basic Memory Terms	211
12.3.1	Read Cycle	213
12.3.2	Write Cycle	214
12.4	Key Features of Semiconductor memories	214
12.5	Semiconductor memory Organisation	215
12.6	Addressing Memory Locations	216
12.7	Read Operation	217
12.8	Write Operation	217
12.9	Chip Select	217
12.10	Read/Write Memories (RWMs)	217
12.11	Static RAMs (SRAMs)	217

12.12 Dynamic RAMs (DRAMs)	222
12.12.1 Merits of DRAMs	223
12.12.2 Demerits of DRAMs	223
12.13 Read Only Memory (ROM)	224
12.14 Masked ROM	226
12.15 Read Mostly PROMs (RMPROMs)	228
12.16 PROM	228
12.17 EPROM	229
12.18 EEPROM (E ² PROM)	231
12.19 Category of Memory	231
12.20 Expanding Memory Size	233
12.20.1 Word Size Expansion	234
12.20.2 Memory Location Expansion	235
12.20.3 Address Decoding	238
74LS138 Decoder	239
Full Decoding	240
Partial Decoding	242
12.21 Disk & Its Drives	248
12.21.1 Floppy Disk	248
12.21.2 Disk Capacity	250
12.21.3 Access Time	253
12.22 Hard Disk	253
12.22.1 Pack Capacity	253
12.22.2 Read Time	256
12.22.3 Advantages of Magnetic Disk	257
12.22.4 Disadvantages	258

Chapter—13	Interfacing	259-280
13.1	Introduction	257
13.2	Keyboard Interface	260
13.3	Display Interface	262
13.4	Software Approach To Keyboard Interface	264
13.5	Hardware Approach To Keyboard-Display Interface (8279)	268
13.5.1	Keyboard Section	270
13.5.2	Scan Section	270
13.5.3	Display Section	271

13.5.4 μ P Interface Section	271
13.6 Interfacing 8085 With 8279	271
Chapter—14 Programmable Peripheral Interface 8255 (PIP)	281-310
14.1 Introduction	281
14.2 Pinouts & Block Diagram	282
14.3 Control Lines	285
14.4 Basic Operation Of 8255	287
14.5 Control Register Address	287
14.6 Address Lines	288
14.7 Control Word	290
14.8 Single Bit Set/Reset (BSR) Control Word	290
14.9 Mode Selection	292
14.9.1 Mode 0 (Basic Input/Output Mode)	294
14.9.2 Mode-1 (Strobed Input/Output)	299
14.9.3 Mode-2 (Strobed Bidirectional Bus I/O)	300
14.10 Interfacing Of 8255A	304
14.11 Examples	307
14.12 Traffic Light Control At Any Crossing	
14.13 Temperature Controller	
Chapter—15 Programmable Interval Timer (8253) (PIT)	311-330
15.1 Introduction	311
15.2 Pin Outs & Block Diagram	312
15.3 Data Bus Buffer	313
15.3.1 Read/Write Control Logic	313
15.4 Control Word Register	314
15.4.1 Modes	314
15.5 Logics Of Counters	315
15.6 Control Word Format	315
15.6.1 Mode-0 (Interrupt on Terminal Count)	316
15.6.2 Mode-1 (Programmable One-Shot)	317
15.6.3 Mode-2 (Rate Generator)	318
15.6.4 Mode-3 (Square Wave Generator)	318
15.6.5 Mode-4 (Software Triggered Strobe)	319
15.6.6 Mode-5 (Hardware Triggered Strobe)	319

15.7	Summary Of Gate Pin Conditions	319
15.8	Interfacing 8253	320
15.9	Programming of 8253	322
15.10	Write Operation	322
15.11	Read Operation	323
	Generation of Desired Waveform	325
	Reading the Timer Count	327
	Latching the Count for Reading	329

Chapter-16	Serial Data Transfer	331-348
16.1	Introduction	331
16.2	UART (Universal Asynchronous Receiver Transmitter)	334
16.3	USART 335	338
	16.3.1 Transmitter	338
	16.3.2 Receiver	
16.4	Interfacing 339	
16.5	Programming 341	345
16.6	Initialisation	345
	Mode Word	345
	Command Word	

Chapter-17	Programmable Interrupt Controller (PIC) : 8259	349-362
17.1	Introduction	349
17.2	Hardware Polling (8259)	351
17.3	Data Bus Buffer	353
17.4	Read/Write Control Logic	353
	17.4.1 CS (Chip Select)	353
	17.4.2 WR (Write)	353
	17.4.3 RD (Read)	353
	17.4.4 AO	354
17.5	Functional Description	354
	17.5.1 IRR & ISR	354
	17.5.2 INT (Interrupt)	354
	17.5.3 INTA (Interrupt Acknowledge)	354
	17.5.4 Interrupt Mask Register (IMR)	354
	17.5.5 Priority Resolver	354
	17.5.6 SP (Slave Program)	354

	17.5.7 Cascade Buffer/Comparator	354
	17.6 Operational Description	355
	17.7 Initialisation	357
		363-368
Chapter-18	Latch : 8212	363
	18.1 Introduction	363
	18.2 Function	363
	18.3 Interfacing	369-414
		369
Chapter-19	Analog To Digital Converter (ADC)	370
	19.1 Introduction	371
	19.2 Conversion Process	371
	19.2.1 Sample-and-Hold	372
	19.2.2 Quantization	373
	19.2.3 Binary Coding	378
	19.2.4 ADC Block Box Representation	378
	19.3 Characteristic Parameters of ADC	378
	19.3.1 Resolution	380
	19.3.2 Quantization Error	380
	19.3.3 Conversion time	384
	19.3.4 Aperture & Acquisition times	388
	19.4 Successive Approximation ADC	393
	19.5 The Parallel OR Flash A/D Converter	395
	19.6 Single-Slope A/D Converter	398
	19.7 Dual-Slope A/D Converter	402
	19.8 ADC 0808/0809	404
	Sample & Hold Circuit	404
	Aperture Time	404
	Acquisition Time	409
	0808/0809 Interfacing	
		415-440
Chapter-20	Digital To Analog Converter (DAC)	415
	20.1 Introduction	416
	20.2 DAC Parameters	416
	20.2.1 Linearity	417
	20.2.2 Integral Non-Linearity	417
	20.2.3 Differential Non-Linearity	418
	20.2.4 Gain or Scale Factor Non-Linearity	

20.2.5 Offset Non-Linearity	419
20.2.6 Resolution	419
20.2.7 Setting Time	420
20.2.8 Monotonicity	420
20.2.9 Accuracy	421
20.2.10 Temperature Coefficient	421
20.3 DAC Methods	422
20.3.1 Weighted Resistor DAC	422
20.3.2 Voltage Summing or R/2R DAC	433
20.4 OP. AMP. Buffered R/2R Ladder	436
20.5 DAC Chip 0800	439
20.5.1 Introduction	439

Chapter-20 Direct Memory Access Controller 8257 **441-446**

21.1 Introduction	441
21.2 Functional Description	441
21.3 Block Diagram Description	444
21.3.1 DMA Channel	444
21.3.2 Mode Set Register	445

Chapter-22 16 bit Microprocessors 8086/8088 **447-492**

22.1 Introduction	447
22.2 Address/Data Bus Structure	451
22.3. Control Bus	452
22.4 Minimum/Maximum Modes	452
22.5 Architecture	452
22.5.1 BIU	452
22.5.2 EU	453
22.5 Data Registers	453
22.7 Pointer Index and Registers	454
Source and Destination Registers	455
22.8 Processor Status Word (PSW)	455