Greg W. Scragg

COMPUTER ORGANIZATION

A TOP-DOWN APPROACH



McGRAW-HILL INTERNATIONAL EDITIONS

Computer Science Series

CONTENTS

	Preface	×	ix
PART I	The Higher-Level Language Model		1
Chapter 1	The Higher-Level Language Model		3
	The Higher-Level Language Machine Data Types Simple Types Structured Data Types Variables, Constants, and Declarations Executable Statements or Actions Data Movement Data Manipulation Control Structures and Program Flow Sequential (or Default) Conditional Structures Iteration Constructs Modularity Constructs Blocks Subprograms Documentation The Higher-Level Language as Protector Abstraction Label and Naming Conventions		3 4 4 5 6 8 8 10 12 12 12 14 17 17 18 20 21 21 21 21 21 21 21
	Hierarchical Nature Preview		20

Summary Suggested Reading Exercises PART II The Assembly Language Model Overview of the Assembly Language Model: Chapter 2 A Higher-Level Language Perspective 33 Architectural Overview Memory 34 Registers 34 Main Memory 35 36 39 40 40 Identifying Memory Locations Organization of Data The Arithmetic Logic Unit and Assembly Language Commands Data Movement Internal Data Transfer External Data Transfer A Longer Example Data Manipulation Arithmetic Operations The Control Unit and Control Operations Conditional Jumps Emulation of Hill Control Structures Iteration Subprograms Local Variables, Modularity Constructs, and Good Programming Built-in Subprograms

53 54 55 56 59 63 69 "Real" Assembly Languages 70 71 Memory and Data References 71 Identifier Names 73 73 Jump Mnemonics 74 Common Variations on Legal Semantics 76 Points to Ponder 77 Summary 77 Data Directives Commands and Procedures 78 78 Exercises 79 A Short Guide to Programming Chapter 3 in Assembly Language 81 Why Program in Assembly Language? 81 Naked Programming 82

	General Programming Guidelines	F 100 100 100
	Problem Definition	84
	Algorithm Development Coding	84
	Documentation	85
	Testing and Debugging	86
	Data Abstraction	86
	Type-Checking	87
	Global Variables	80
	Data Errors	91
	Procedural Abstraction Control Structures	91
	The state of the s	84 85 86 86 87 88 89 91 92 92 95 95 96 98
	Global Program Structure Documentation	95
	Extending Language Capabilities	95
	Errors	96
	Classes of Error	98
	Machine or Run-Time Errors	
	Logical Errors	103
	Programming in "Real" Assembly Languages	106
	Variations on Commands	107
	Reading a Reference Manual	107
	Finding Command Descriptions	109
	Reading the Command Description	110
	Summary	111
	Exercises	112
Chapter 4	Numeric Representation and Computer	
Cimpies .	Arithmetic Computer	200
	Antimetic	114
	Internal Panesantation	
	Internal Representation	114
	Review of Decimal Notation	115
	Other Radices	116
	Binary Representation	117
	Conversion between Bases	120
	Multiplicative Method	120
	Additive Method	123
	Division Method	125
	Subtraction Method	127
	Hexadecimal Representations	127
	Storage and the Size of Numbers	130
	Negative Numbers	131
	First Attempt: Sign and Number	131
	A Second Attempt: One's Complement	132
	The Final Solution: Two's Complement	
		134
	Coexistence of Representations	136
	Implications for "Real" Languages	140
	Summary	14
	Exercises	14

CONTENTS #5

		 -	•
 	_	 _	

An conte	Data and Control	144
Chapter	5 Structures: Data and Control	144
Campan		145
	Data Structures Details of Implementation: Addresses	145
	Pointers	147
	Arrays	154
	Stacks and Queues	158
	Record Structure	159
	Linked Lists Parameter Passing	161
	Control Structures	163
	The state of the s	163
	Condition Codes and Jump Situations Simplified Test and Jump Situations	164
		165
	Conditionals Involving Compound	168
	Notes on "Real Machines	170
	Operand Mismatch	170 172
	Machine Architectures	173
	Language Specifications	174
	Summary	174
	Exercises	1.74
	Descript and and a published	
DA DT III	The Machine Language Model	177
Chapter 6	The Machine Language Model	179
	Architectural Overview The Fetch/Execute Cycle	179
	The Fetch/Execute Cycle	180 181
	Machine Language Operation (Opcode)	182
		183
	Operands Size	185
		186
	Mode Some Examples	189
	Some Examples Implications for Real Machine Languages	192
	Architecture: Storage and Communication	193
		193
	Registers The Bus	195
	An Expanded Fetch/Execute Cycle	195
	Implications for Other Instructions	202
	Data Manipulation Instructions	202
		203
	Data Movement	205
	Control Operations Code Projector and Conditional Jumps	207
	The Condition Code Register and Conditional Jumps	213
	The Stack Pointer and Procedure Calls	217
	Jump-to-Subroutine	217
	Return	217
	Implications for the Assembly Language Model	217
	Types of Operands	
	Understanding Errors	219

		COMMENTS	×III
			220
	Implications for "Real" Languages		222
	Summary		222
	Exercises		
Chapter 7	The Assembler and Related Software		225
Cumbres			225
	Overview		226
	The Assembler		228
	The Two-Pass Assembler		228
	Address Identifiers		229
	Symbol Tables		231
	The Two-Pass Solution		233
	Executing the Assembled Program		236
	Linkers and Loaders		236
	Loaders		240
	Linkers		245
	Assembly, Addressing, and Machine Architecture		245
	Binding		246
	Relative Addressing		248
	Based Addressing		240
	Linking Higher-Level Language Programs to Assembly	/	251
	Language Procedures		251
	Directives to the Assembler		252
	Variable and Constant Directives		253
	Macros		254
	Conditional Assembly		258
	Miscellaneous Directives		260
	Programming on Real Machines		262
	Relative versus Absolute Addresses		262
	Understanding Errors		262
	Summary		264
	Exercises		264
PART IV	The Digital Logic Model	100	267
111			269
Chapter 8	Logical Operations		209
	Boolean Algebra		269
	Boolean Constructs in Higher-Level Languages		269
	Basic Operations		270
	Propositional Calculus		273
	Constructed Operations		274
	Logic Operations in Assembly Language		280
	Boolean Logic and Control Concepts		281
	Multiple-Bit Logical Operations		282
	An Additional Logical Operation: xor		284
	Uses of Logical Commands		284

	Logic and Masks	285
	And-Masks	286
	Or-Masks	289
	Nor Mask	291
	Shift Operations	292
	Variations	293
	Shifts and Arithmetic	294
	Rotate	294
	Implications for "Real" Assembly Languages	296
	Condition Codes	297
	Further Variations	297
	Summary	298
	Exercises	298
Chanton	O District Circuits	201
Chapter	9 Digital Circuits	301
	Introduction to Digital Circuits	301
	Basic Constructions	302
	Equivalence to Boolean Algebra	304
	Building the Control Unit	306
	The Bus	307
	Signaling an Event in Time	308
	Maintaining Values over Time	310
	Signaling One Event of Many	313
	Decoding Signals	314
	Merging Signals	315
	Constructing an ALU	316
	Logical ALUs The Adder ALU	317
	THE AGGET ALU	320
	A Logical Shirter	321
	The Fetch/Execute Cycle Revisited	323
	Time Requirements	343
	Appendix: Why NANDS and NORS Rather than ANDS and	325
	ORS	328
	Universal Operators	
	Transistors	
	Speed Factors	332
	Summary	332
	Exercises	332
apter 10	Memory	335
	Primary Memory	335
	A Quick Review of Register Memory Construction	336
		336
	RAM Memory	337
	Reading from RAM Memory	
	Memory Write Operations	341
	Interaction of Primary Memory and the Fetch/Execute Cycle	342
	Bus Size and Memory Size as Conventional Machine	
	Descriptions	345
	Modern Variations on Primary Memory	347

	The Man	more we
	The Memory Hierarchy	
		140
	Secondary Storage	392
	Properties and Uses of Secondary Storage Logical Organization of Secondary	355
	Logical Organization of Secondary Storage Access Methods	358
	Random Access Devices	356
	Sequential Address Devices Data Migration	357
		558
	Error Conditions	359
	Parity	160
	Self-Correcting Codes	361 361 361 362
	Transming Crydes	363
	Core: An Historical Note:	363
	Sometimery	364
	Exercises	366
		367
DADT V		-
PART V	The Integrated System Model	
		369
Chapter 1	1 The Computer as a System	J. Parke men.
		371
	The Visible or Interface Services	
	Bootstraps	373
	Process Termination	377
	Normal Termination	379
	Abnormal Termination	379
	Traps and Interrupts	379
	Interrupt Vectors	380
	Priorities	384
		385
	System Calls	386
	Virtual Machines: The Invisible Services	387
	Time Sharing: A Virtual Machine Possessing	-
	Multiple Processors	388
	Virtual Memory: Increasing the Apparent Size of RAM	392
	Virtual Input and Output	
	Interrupt-Driven Programs	395
	Postscript: Good Programming Practices Revisited	396
	Common Cood Programming Practices Revisited	397
	Summary	397
	Suggest Reading	398
	Exercises	398
hapter 12	Input and Output	400
	The Legis of I/Os Simple Book and Write Operations	401
	The Logic of I/O: Simple Read and Write Operations	401
-	First Attempt: I/O Registers	402
	I/O Ports	406
	Interrupt-Driven I/O	410
	Buffers	415
	Duriers	417
	Direct Memory Access	70.00

NVI CON	A fashing Communication	di-
	Devices for Human-Machine Communication	416
	ACCOUNTED TO	418 418 418 422
	man Davices	425
	Pointing Devices	423
	Storage Devices Random Access Devices Property Access Devices	424
	Random Access Devices Sequential Access Devices	427
	Sequential Access Distriction Intermachine Communication	429
	Modems Communication	429
		430
	Intercomputer Control Instrumentation and Control Instrumentation Links between Devices:	430
	Instrumentation and Control Communications Links between Devices: Communication Terms	100
	A Potpourri of Communication	431
		432
	Dunched Cards and Paper	432
	Pascal's Get and Put	433
	Summary	435
	Exercises	435
BADE	Estansions	
PART VI	Extensions	439
Chapter 13	Debuggers, Debugging, and Antibugging	441
	General Guidelines	442
	Descrition	442
	tombly Error Correction 1001s	442
	Computer and Assembler Error Messages	443
	Classes of Error	443
	Thinking about Errors	444
		444
	- the Debugger	
	m t Dahwagar Display	444
	Examining Memory Content	445
		446
	Tracing Advantageously	449
	Using the Debugger Advantageously	452
	Some Additional Powers	454
	Common Causes of Error	455
	Real Debuggers	455
	Summary	456
	Exercises	456
	SACIONES THE PROPERTY AND ADDRESS.	
doler	1 A sithmatic	458
Chapter 14 h	Real Arithmetic	1 1 1 1 1 1 1 1
		- 458
T	he Nature of Real Numbers	460
	Scientific Notation	
C	omputer Representations	462
	n I A -ish-matic Operations	465
	Normal Forms and Standard Representations	467
	Normal Porms and Standard Step	

		contents XVII
	Round-Off error	469
	Numbers with Significantly Different Magnitudes	469
	Decimal-to-Binary Conversion (and Back) -	469
	Underflow	470
	Related Problems	471
	Increased Precision	470 471 471
	Co-processors Summary	472
	Exercises	472
Chapter	15 Variations on the von Neumann Model:	
	Microprogrammed and RISC Machines	474
	The Microprogrammed Model	476
	Justification	477
	Background, Review, and Observations	478
	A Machine Language Interpreter	480
	A Microprogrammed Computer The Interpretation of the Machine Language Code	483
	The Interpretation of the Machine Language Code: The μ-machine	486
	Vertical versus Horizontal Microcode	488
	A Simple Example	492
	Reduced Instruction Set Computers	493
	Potential Problems with the Microprogrammed Mod	
	Empirical Studies of the Nature of Computation	495
	Exploitable Properties of the Higher Models	496
	Principles of RISC Architecture	497
	Implementation of RISC Instructions	498
	Pipelined Instructions	501
	Delayed Instructions	502
	Comparison	505
		506
	C I D I D I	506
	Exercises Exercises	506
Chanter 16	Alternatives to the von Neumann Model	and packs of City
Chapter 10	Parallel Machines	508
	Total Assets and Company of the Comp	508
	Introduction	510
	Semi-parallel Constructs	
	Communication between Processes	511
	Topologies and Algorithms	512
	Vector Processing	512
	Pipelines	513
	Grid or Matrix Problems	515
		518
	Trees	
	Hypercubes	520
	Memory Organization	521
	Shared Memory	523

	A Compromise: Butterfly of Switching Petworks Architectures: Instruction and Data Configurations Architectures: Scale Parallelism	
	Architectures: Instruction	51
	Architectures: Instruction Very Large Scale Parallelism	5
	Efficiency	35
	C-marky	5)
	Suggested Reading	55
	Exercises	52 52 52 52 52
		52
	Appendices	
	Compating and Cod -	53
	Assembly Language Structure and Style Guide	
1.	PASSELLE SELECTION OF THE PROPERTY AND ADDRESS OF THE PASSELLE SELECTION OF THE PASSELLE SELECTI	53
	Comments Variables and Constants	53
	· · · · · · · · · · · · · · · · · · ·	53
	A CONTRACTOR OF THE CONTRACTOR	53
	- at HandOHS	53.
	Miscellaneous	53.
2.	Term Projects	536
		of
	Project I. Build an Emulator for the GEM Machine	52-
	a. Build a clock-pulse level description	537
	t pulld a "box"	537
	c. Build the internal GEM machine	538
	Name and cimplifing assumptions	539
	national II Calculator: A Muin-step Project	540
	Mini-Project 0: Pascal Calculator (Optional Starting Point,	37770
	Chapter 1)	541
	Mini-Project 1: Single-digit Calculator (Chapter 2)	541
	Mini-Project 2: Controlled Calculator (Chapter 3)	541
	Mini-Project 3: Multiple Digits (Chapter 4)	541
	Mini-Project 4: More Control (Chapter 3)	541
	Mini-Project 5: Multiple Operations (Chapter 5)	542
	Mini-Project 6: Large Numbers (Chapter 8)	542
	Mini-Project 7: Digital Logic (Chapter 9)	543
	Mini-Project 8: Floating Point (Chapter 14)	543
F	Project III. A Microcode Emulation (A Variation on Project I)	543
P	Project IV. An Assembler or Disassembler	544
	Assembler	544
	Disassembler	545
P	aired Projects	545
	agriffic on LA Chris Serigo from T	
T.	ndex	546
-11	IUCA	240