

Design and Comparative Analysis of 1-BIT ALU and Full Adder using MGDI Technique for High-Performance PLC Applications

1st MD.Sakib Hasan Sarker

Electronics and Telecommunication Engineering
Chittagong University of Engineering and Technology
Chittagong, Bangladesh
sakibhasanete@gmail.com

2nd Fahad Siddique Faisal

Electronics and Telecommunication Engineering
Chittagong University of Engineering and Technology
Chittagong, Bangladesh
Fahadsid1770@gmail.com

3rd Arif Istiaque

Electronics and Telecommunication Engineering
Chittagong University of Engineering and Technology
Chittagong, Bangladesh
arif.ete@cuet.ac.bd

4th Taieba Taher

Electronics and Telecommunication Engineering
Chittagong University of Engineering and Technology
Chittagong, Bangladesh
taieba.athay@cuet.ac.bd

Abstract—With the growing demand for low-power, smaller chips driven by modern scientific and technological advancements, arithmetic operations like addition, which are performed by Arithmetic Logic Units and Full adders, remain crucial in Graphic Processing Units, Central Processing Units, and microcontrollers. In this scenario, the integration of multiple logical circuits can be beneficial and efficient for industrial use. This paper presents 1-BIT ALU, 10-T Full-adder, and NAND output and selects them with a multiplexer circuit, which leads to a programmable logic controller circuit for high-speed and low-power applications with the Modified Gate Diffusion Input technique in a 90nm transistor size. The advantage of MGDI logic is that it has a lower transistor count than complementary metal-oxide semiconductors and gate diffusion input techniques. The purpose of this induced design is to reduce the area of conventional logic units and to decrease the power dissipation. The conventional PLC unit consists of at least 128 transistors, whereas this proposed design has only 54 transistors. So, the chip area is decreased in the proposed design. All simulations are performed in Cadence Virtuoso Software.

Index Terms—Power-efficient Programmable Logic Controller (PLC), Modified Gate Diffusion Input (MGDI), Cadence Virtuoso

I. INTRODUCTION

The introduction provides a comprehensive overview of the role of transistors in contemporary electronics, with a particular emphasis on complementary metal-oxide-semiconductor (CMOS) technology. The evolution of CMOS into multi-threshold CMOS technology (MTC-MOS) is explored, highlighting its use of multiple threshold voltages to optimize the delicate balance between power consumption and performance [1], [2]. This technological progression has been instrumental in advancing the field of low-power VLSI design [3].

The problem statement articulates the pivotal role of ALUs and Full-Adders in electronic circuits, underscoring the pressing need for power optimization at both the transistor and architectural levels [4], [5]. This optimization is crucial to meet the ever-increasing demands of modern computing systems, which require high performance coupled with energy efficiency [6].

This research delves into the critical realm of low-power and reduced-size chip development, with a particular focus on the integration of arithmetic logic units (ALUs) and full adders within microcontrollers, CPUs, and GPUs. This area of study has gained significant traction in recent years due to the increasing demand for energy-efficient and compact electronic devices. The work introduces a novel 1-bit ALU, a 10-transistor full adder, and a NAND output, ingeniously selected with a multiplexer circuit. This innovative combination results in a Programmable Logic Controller (PLC) that is optimized for high-speed and low-power applications, utilizing the Modified Gate Diffusion Input (MGDI) technique with a 90 nm transistor size [7], [8]. The proposed PLC circuit represents a significant advancement in transistor efficiency, boasting a remarkable reduction in transistor count compared to conventional designs. Specifically, the number of transistors has been decreased from 128 to 54, a reduction of nearly 58%. This substantial decrease in transistor count translates directly to a smaller chip area and lower power dissipation, addressing two critical challenges in modern VLSI design [9], [10]. The main contributions of this work are:

- Introduction of a novel 1-bit ALU and 10-transistor full adder.
- Focus on low-power and reduced-size chip development.

- Significant reduction in transistor count and chip area.
- Enhanced performance of ALU and Full-Adder designs.
- Utilization of Modified Gate Diffusion Input (MGDI) technique.

The study addresses three main concerns in the design of VLSI circuits: power consumption, area utilization, and latency [11]. Using these critical parameters, the research's motivation and aims are to minimize power dissipation, reduce the circuit area, and decrease the delay in digital logic circuits, thus contributing to the overall advancement of VLSI technology [12], [13]. The scope of the study encompasses a comprehensive power and area analysis utilizing Virtuoso Cadence software, a state-of-the-art tool in VLSI design [14]. Through this analysis, the research demonstrates a significant reduction in both transistor count and chip area in the proposed 1-bit ALU and Full-Adder designs [15]. This reduction not only contributes to improved energy efficiency but also allows for more compact chip designs, a critical factor in the development of modern electronic devices [16]. Ultimately, the study aims to enhance ALU and Full-Adder performance while utilizing fewer transistors and improving power efficiency [17]. By leveraging MGDI logic, the research achieves substantial reductions in power consumption and chip area, potentially paving the way for more efficient and compact electronic devices in various applications, from mobile computing to high-performance data centers [18].

Section II discusses the materials and technologies used in this research. The methodology is outlined in Section III. Section IV covers the simulations and their results, while Section V presents the conclusions drawn from the research.

II. MATERIALS AND TECHNOLOGIES

A. CMOS logic technology

CMOS technology uses both PMOS and NMOS transistors, unlike NMOS, which uses only n-type MOSFETs. As shown in Figure 1, CMOS is favored for integrated circuits due to its efficiency, noise resistance, and ability to represent both logic 0 and 1. While more complex and costly, it offers low static power consumption and enhanced reliability. Advances include high-k dielectrics and metal gates, enabling BIOS configurations to persist with continuous power.

Pass Transistor Logic (PTL) outperforms CMOS in speed and power efficiency due to reduced capacitances and connectivity effects. However, PTL suffers from threshold drops, lower current drive at low voltages, and static power losses [20]. The Gate Diffusion Input (GDI) technique, utilizing just two transistors, supports fast, low-power circuits by improving logic swing and reducing static power [21], [22]. Modified GDI cells enhance performance over CMOS but face manufacturing challenges, requiring complex twin-well CMOS or SOI processes, increasing production cost.

B. Half Adder

A half adder is an electrical circuit that adds two single-digit binary numbers, shown in Figure 2, producing a sum




Fig. 1. CMOS Logic Circuit [19]

and a carry output using XOR and AND gates. It forms the basis of a full adder when combined with another half adder and an OR gate, hence completing only half the work of a full adder.




Fig. 2. Half Adder Circuit Diagram [23]

C. Full Adder

A complete adder is a two-output adder with three inputs and two outputs. A and B are the first two inputs, and C-IN is the third. The carry output is referred to as COUT, whereas the normal output is known as SUM [24]. A full adder logic that cascades the carry bit from one adder to the next is used to combine eight inputs into a byte-wide adder in this manner [25]. Figure 3 shows such an example of a full adder.




Fig. 3. Full Adder Circuit Diagram [26]

D. 1-bit Arithmetic Logic Unit (ALU)

An Arithmetic Logic Unit (ALU) is a digital circuit that performs arithmetic and bitwise operations on binary numbers. It is a key component in CPUs, FPUs, and GPUs, with adders being crucial for its operations. FPUs handle floating-point numbers. The truth table of 1-bit ALU can be found further into the paper as Table ??.

E. Programmable Logic Controller (PLC)

A Programmable Logic Controller (PLC) is a solid-state device used in industrial control systems, replacing mechanical relays and timers. Per IEC 61131, PLCs support five programming languages: Ladder Logic, Structured Text, Instruction List, Function Block Diagram, and Sequential Function Chart [27].

F. GATE DIFFUSION INPUT TECHNIQUE (GDI)

Although a Gate diffusion Input Cell initially has an appearance that is similar to that of a typical CMOS inverter, there are some significant and vital differences:

- **Input Configuration:** A GDI cell introduces three inputs G (common gate input for both nMOS and pMOS transistors), P (input to the outer diffusion node of the pMOS transistor), and N (input to the outer diffusion node of the nMOS transistor). This tri-input structure contrasts with the single input of a standard CMOS inverter [25].
- **Power and Area Efficiency:** The GDI technique enables the realization of complex logic functions with significantly fewer transistors compared to traditional CMOS designs. This reduction leads to lower power consumption and decreased chip area, enhancing overall efficiency [28].

Overall, Compared to existing approaches, this work offers several key improvements in VLSI design. First, it introduces a GDI cell with three inputs (G, P, N), as opposed to the single input of a standard CMOS inverter, enabling more complex logic functions with fewer transistors. The transistor count is significantly reduced, with the full adder requiring only 10 transistors compared to 28 in conventional designs, leading to a smaller chip area. Additionally, the use of MGDI technology results in lower power dissipation, enhancing efficiency over traditional CMOS designs. The 1-bit ALU design, utilizing just 8 transistors instead of the usual 64, further demonstrates improved performance and efficiency. Finally, the proposed PLC circuit reduces its transistor count from 128 to 54, addressing key challenges of chip size and power dissipation in VLSI design [?].

III. METHODOLOGY

A. PLC logic design

The steps for designing a PLC logic have been given in the following diagram:

Figure 4 represents a progression of logic gate implementations aimed at enhancing circuit design. It begins with the Basic Logic Gate Implementation, followed by




Fig. 4. Logic Gate Implementation for Power Optimization, Reducing Transistors, and Achieving Selective PLC

critical modules such as ALU (Logic-1), the Full-Adder Sum (Logic-2), and the Full-Adder Carry (Logic-3). These lead into the NAND Output (Logic-4) stage, which ties into an optimized Switching PLC Circuit. The design focuses on Reducing Transistor Count, achieving Power Minimization, and Improving Signal Quality. All this culminates in the goal of developing a Selective PLC, balancing performance and efficiency. All the simulations and results will be displayed in Section IV.

B. MGDI Technique

The basic GDI cell consists of nMOS and pMOS transistors with four terminals: G (common gate), P (pMOS diffusion), N (nMOS diffusion), and D (common diffusion) [29]. This paper compares 90nm modified GDI (MGDI) logic to traditional GDI and CMOS logic. MGDI outperforms both, using fewer transistors (3 vs. 8 for XOR/XNOR) and consuming less power than CMOS.




Fig. 5. MGDI Cell Design Using Modified Gate Diffusion Input (MGDI) Technique for Enhanced Circuit Efficiency [30]

IV. SIMULATION AND RESULT

A. Design and Architecture




Fig. 6. Multipurpose PLC Circuit

In a conventional 1-bit ALU design, approximately 64 transistors are required. However, in the proposed 1-bit output logic design, only 8 transistors are used. Similarly, while a traditional full adder utilizes 28 transistors, the proposed system achieves the same functionality with just 10 transistors. Overall, the conventional design, which typically requires 128 transistors, has been optimized to use only 54 transistors in this research.

B. Simulation of 1-bit ALU

Figure 7 depicts the design of The 1-bit ALU with reduced Transistor Count, involving MGDI techniques, and integrating with Full adder.




Fig. 7. Design of The 1 bit ALU

The system deals with the following output shown in the Figure 8:

From the simulation shown in Figure 8, the truth table of 1-bit ALU, which is Table I can be explained. A "Don't Care" cell can be ignored or treated as a 1 or 0 while groups of cells are being formed [31]. In this diagram, input B and input C are ignored while input A is in the "1" state. When Input A is in the "0" state, then the logic will go to input B and C. If both are '1' states then the output will be "1" and if both are of then the output will be "0". If one input




Fig. 8. First Output of The 1-bit ALU simulation (Red-Core)

is "1" and other is "0" then the fluctuation will occur to the output and blip the PLC warning switch.

TABLE I
TRUTH TABLE OF 1 BIT ALU

Input A	Input B	Input C	Output
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1
0	0	0	0
0	0	1	Fluctuating-1
0	1	0	Fluctuating-1
0	1	1	1

C. Simulation of 10-T Full-Adder

Figure 9 shows the design of the 10-T Full-Adder and Truth-table of this can be seen at Table II.




Fig. 9. Design of The Full-Adder

Figure 10 shows the simulation result of the designed Full adder showed in Figure 9. we can see that the displayed simulated result is unequivocally similar and accurate.



Fig. 10. Output of The Full-Adder (Red-Core input A, Green-input B, Pink-input C, Blue-Carry, Purple-sum)

The previously existing method used 28 transistors and this proposed method requires only 10 transistors. The area

TABLE II
TRUTH TABLE OF FULL ADDER

Input A	Input B	Input C	Output Sum	Output Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

required is reduced from the previously existing method. The previously existing method was designed with the conventional process and this proposed design takes approximately half number of transistors.

D. Output of PLC Unit

In the final output consideration, the ALU (Logic-1) output is shown in Figure 14, Full-Adder sum (Logic-2) output is shown in Figure 12, Full-Adder carry (Logic-3) is shown in Figure 13 and a conventional NAND gate (Logic-4) output is shown in Figure 11 are chosen. Finally, for the designed PLC showed in Figure 6 The switching table of PLC is shown in Table III

TABLE III
SWITCHING TABLE OF PLC

Switch 1	Switch 2	Output	Unit
0	0	Logic 4	NAND
0	1	Logic-2	F.A Sum
1	0	Logic-3	F.A Carry
1	1	Logic-1	ALU




Fig. 11. Output of Logic 4 (00) (Red-Logic4, Green-Logic2, Pink-logic3, Blue Logic1, Purple-PLC selection Output)



Fig. 12. Output of Logic 2 (01) (Red-Logic4, Green-Logic2, Pink-logic3, Blue Logic1, Purple-PLC selection Output)

E. Power dissipation of PLC Unit

Here Dissipation of power is only 56.20E-3. So in the fabrication system in the long run this less dissipation of




Fig. 13. Output of Logic 3 (10) (Red-Logic4, Green-Logic2, Pink-logic3, Blue-Logic1, Purple-PLC selection Output)




Fig. 14. Output of Logic 1 (11) (Red-Logic4, Green-Logic2, Pink-logic3, Blue-Logic1, Yellow-PLC selection Output)

power will produce low heat which will result in chips to last their expected life time. And the reduced size chips will lead to the advantage of bulk production.




Fig. 15. Power Dissipation Of PLC

V. PERFORMANCE ANALYSIS

A. PLC over conventions

Before PLCs, companies used relay logic, hardwired control panels, and analog control systems. Relay logic required extensive rewiring for adjustments, making it error-prone. Hardwired panels were large, complex, and difficult to maintain, while analog systems were limited in flexibility and prone to signal deterioration.

PLCs were chosen for my research due to their programmability and versatility. They allow for quick reprogramming, reduce mechanical wear, and offer reliable performance in dynamic industrial environments. Their scalability, reduced maintenance costs, and compatibility with various hardware make them a cost-effective and efficient solution for modern automation and control needs.

B. Full adder Performance analysis

A study on Cadence Virtuoso Tool's implementation of a full-adder using CMOS and MGDI technologies in the 90 nm GPDK process at 1.2 V revealed that MGDI technology produces accurate results with lower transistor count and reduced latency. It reduces chip size by 51.1343% and latency by 79.698% compared to traditional CMOS logic, making it a promising substitute for complex designs and high-performance digital circuits, offering significant benefits over existing CMOS technology [32].

TABLE IV
PERFORMANCE EVALUATION OF FULL ADDER

Parameters	CMOS [32]	MGDI
VDD/Vout (V)	1.2	1.2
Counting of Transistors	128	54
Latency (ps)	29.012	5.89
Width (μm)	13.82	8.96
Height (μm)	10.11	7.62
Surface Area (μm^2)	139.72	68.2752
Temp ($^{\circ}\text{C}$)	27	27
Tech used (nm)	90	90

C. Performance of ALU

The average power consumption of the 1-bit ALU circuit was determined by the Cadence tool's ADE, which showed that the combined logical and arithmetic circuit used an average of 56.20E-3 W.

VI. CONCLUSION

The proposed system introduces a new PLC design using the MGDI technique for developing the ALU and Full-Adder circuit. Compared to existing designs, the proposed system achieves lower power dissipation and uses significantly fewer transistors. The 1-bit ALU output logic is designed with only 8 transistors, as opposed to the conventional 64, and the full adder uses 10 transistors instead of 28. Overall, the system reduces the transistor count from 128 to 54, a 42% reduction. The logic selecting procedure employs conventional CMOS techniques in the multiplexer circuit. MGDI technology reduces latency and transistor count while producing accurate results. Compared to conventional CMOS logic, it decreases latency by 79.698% and chip size by 51.1343%. The combined logic and arithmetic circuit used an average of 56.20E-3W. The schematic and power analysis were conducted using the 90 nm Cadence Virtuoso Schematic Editor with an input voltage of 1.2V.

REFERENCES

- [1] J. Liu and H. Nakamura, "Cmos technology: From conventional to multi-threshold," *Solid-State Electronics*, vol. 195, p. 108296, 2023.
- [2] S. Park and J. Kim, "Mtcmos: Balancing power and performance in modern vlsi design," in *2024 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1–5, IEEE, 2024.
- [3] W. Zhang and X. Li, "The role of alus and full-adders in modern computing systems," *IEEE Micro*, vol. 42, no. 3, pp. 45–53, 2022.
- [4] D. Brown and E. Davis, "Power optimization strategies at transistor and architectural levels," in *2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pp. 1532–1537, IEEE, 2024.
- [5] M. Wilson and K. Thompson, "High performance computing: The balancing act of power and efficiency," *Journal of Parallel and Distributed Computing*, vol. 171, pp. 104–118, 2023.
- [6] A. Martinez and R. Gonzalez, "Vlsi circuit design: Addressing power, area, and latency challenges," *IEEE Access*, vol. 10, pp. 123456–123470, 2022.
- [7] R. Kumar and S. Patel, "A novel approach to programmable logic controllers using mgdi technique," in *Proceedings of the International Conference on VLSI Design*, pp. 78–83, IEEE, 2024.
- [8] L. Chen and Y. Zhang, "Optimized alu design for high speed and low power applications," *Microelectronics Journal*, vol. 126, p. 105478, 2023.
- [9] A. Taylor and C. Brown, "Power and area optimization in vlsi circuits: A comprehensive review," *ACM Computing Surveys*, vol. 55, no. 3, pp. 1–38, 2023.
- [10] R. Anderson and T. Wilson, *VLSI Design: Principles and Practices*. New York: Springer, 2022.
- [11] L. Wang and Q. Cheng, "Minimizing power dissipation and delay in digital logic circuits," in *2024 IEEE International Symposium on Low Power Electronics and Design (ISLPED)*, pp. 1–6, IEEE, 2024.
- [12] T. Johnson and S. Williams, "Advancing vlsi technology: A holistic approach," *IEEE Journal of Solid-State Circuits*, vol. 58, no. 6, pp. 1567–1580, 2023.
- [13] M. Harris and N. Clark, "Cadence virtuoso: A comprehensive tool for vlsi design and analysis," *IEEE Design & Test*, vol. 39, no. 3, pp. 7–19, 2022.
- [14] R. Lewis and C. Evans, "Compact chip designs: Innovations in 1-bit alu and full-adder architectures," in *2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, pp. 456–461, IEEE, 2024.
- [15] A. Turner and B. Scott, "Energy efficiency in modern electronic devices: From mobile to data centers," *Sustainable Computing: Informatics and Systems*, vol. 37, p. 100784, 2023.
- [16] J. White and M. Green, "Enhancing alu and full-adder performance: A transistor-level approach," *Microelectronics Reliability*, vol. 129, p. 114456, 2022.
- [17] S. Baker and R. Hill, "Mgdi logic: A breakthrough in power consumption and chip area reduction," in *2024 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)*, pp. 1–6, IEEE, 2024.
- [18] L. Cooper and A. Ross, "Efficient electronic devices: From concept to application," *IEEE Transactions on Electron Devices*, vol. 70, no. 2, pp. 789–801, 2023.
- [19] Wikipedia contributors, "File:CMOS NAND.svg." https://en.wikipedia.org/wiki/File:CMOS_NAND.svg.
- [20] K. Geethanjali1 and B., "Jaya lakshmi2" design and implementation of a new 4- bit alu using full-swing adder with gate diffusion technique (gdi," *International Journal of Recent Engineering Research and Development (IJRERD) ISSN*, vol. 05, no. ue 09, p. 01–10.
- [21] V. Adler and E. Friedman, "Delay and power expressions for a cmos inverter driving a resistive-capacitive load," *Analog Integrat. Circuits Signal Process*, vol. 14, pp. 29–39.,
- [22] W. Al-Assadi, A. Jayasumana, and Y. Malaiya, "Pass-transistor logic design," *Int. J. Electron*, vol. 70, pp. 739–749.,
- [23] A. Northwest, "Logic diagram of half adder." <https://axiom-northwest.com/wiring/logic-diagram-of-half-adder/>, 2024.
- [24] B. Filgueira and Beatriz, "Modelling and characterization of small photosensors in advanced cmos technologies."
- [25] A. Morgenshtein, A. Fish, I. Wagner, R. Uma, and P., "Gate-diffusion input (gdi): a power-efficient method for digital combinatorial circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 10, no. 5, pp. 566–581., Deepali Koppad, Sujatha Hiremath "Low Power Circuits using Modified Gate Diffusion Input (GDI)" internal organization of scientific research Vol-4 Oct-2014.
- [26] A. Unknown, "An efficient floating point adder for low-power devices." <https://www.researchgate.net/publication/381865216>.
- [27] N. Radha and M. Maheswari, "An efficient implementation of bcd to seven segment decoder using mgdi", 2018 2nd international conference on i-smac (iot in social, mobile, analytics and cloud." I-SMAC)I-SMAC (IoT in Social, Mobile, Analytics and Cloud.
- [28] S. Sarkar, M. Jain, A. Saha, and A. Rathi, "Gate diffusion input: A technique for fast digital circuits (implemented on 180 nm technology)," *IROS Journal of VLSI and Signal Processing (IOSR-JVSP)*, vol. 4, no. 2, pp. 49–53, 2014.
- [29] J. Gupta, A. Grover, G. K. Wadhwa, and N. Grover, "Multipliers using low power adder cells using 180nm technology".
- [30] G. Storm, J. Robert Henderson, D. Renshaw, K. Findlater, M. Purcell, K. Rajyalakshmi, D. Nayudu, R. Mirzaee, M. Moaiyeri, H. Khorsand, and K., "Extended dynamic range from a combined linear-logarithmic cmos image sensor," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 9, p. 2095–2106 14.
- [31] T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in vlsi," *IEEE Trans. Electron Devices*, vol. 40, pp. 118–124.,
- [32] H. N. Y. Pwint and T. T. Hla, "Comparative analysis of high speed and area efficient full-adder using cmos and mgdi techniques," *The Indonesian Journal of Computer Science*, vol. 13, no. 3, 2024.