# Computer Architecture & Networks

CHAPTER 4

FUNCTIONAL ORGANIZATION

### **LEARNING OUTCOMES**

To learn and understand;

- 1. Instruction Pipelining
- 2. Introduction to Instruction-Level Parallelism (ILP)

### Today.....


#### **Instruction Pipelining and Instruction-level Parallelism**

- Pipeline Strategy
- Pipeline Performance
- Pipeline hazards
- Dealing with branches
- Superscalar Systems
- Instruction-level Parallelism

### Pipelining Strategy

Similar to the use of an assembly line in a manufacturing plant

To apply this concept to instruction execution we must recognize that an instruction has a number of stages



### Pipelining


Pipelining overlaps the execution of multiple instructions in parallel

Data path is divided into *stages* which all operate simultaneously

Pipeline stages ideally have to have the same time (clock cycle)

Pipeline **buffers** (*latches*) prevent data entering next stage before previous data has left

Increasing the number of stages allows higher number of overlapped instructions but also increases the total pipeline latch latency



### Two-Stage Instruction Pipeline




Figure 14.9 Two-Stage Instruction Pipeline

### Additional Stages

#### **Fetch instruction (FI)**

 Read the next expected instruction into a buffer

#### **Decode instruction (DI)**

Determine the opcode and the operand specifiers

#### **Calculate operands (CO)**

- Calculate the effective address of each source operand
- This may involve displacement, register indirect, indirect, or other forms of address calculation

#### Fetch operands (FO)

- Fetch each operand from memory
- Operands in registers need not be fetched

#### **Execute instruction (EI)**

 Perform the indicated operation and store the result, if any, in the specified destination operand location

#### Write operand (WO)

Store the result in memory

Six-stage instruction pipeline




Figure 14.12 Six-Stage Instruction Pipeline

# Timing Diagram for Instruction Pipeline Operation

	Time													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	со	FO	EI	wo								
Instruction 2		FI	DI	со	FO	EI	wo							
Instruction 3			FI	DI	со	FO	EI	wo						
Instruction 4				FI	DI	со	FO	EI	wo					
Instruction 5					FI	DI	со	FO	EI	wo				
Instruction 6						FI	DI	со	FO	EI	wo			
Instruction 7							FI	DI	со	FO	EI	wo		
Instruction 8								FI	DI	со	FO	EI	wo	
Instruction 9									FI	DI	со	FO	EI	wo
								FI						wo

Figure 14.10 Timing Diagram for Instruction Pipeline Operation

	Time							Branch Penalty								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14		
Instruction 1	FI	DI	СО	FO	EI	wo										
Instruction 2		FI	DI	СО	FO	EI	wo									
Instruction 3			FI	DI	СО	FO	EI	wo								
Instruction 4	Ø			FI	DI	со	FO	9								
Instruction 5					FI	DI	со									
Instruction 6						FI	DI									
Instruction 7							FI									
Instruction 15	8)							FI	DI	со	FO	EI	wo	3		
Instruction 16									FI	DI	со	FO	EI	wo		

Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

Another difficulty is the conditional branch instruction, which can invalidate several instruction fetches. A similar unpredictable event is an interrupt.

Figure 14.11 illustrates the effects of the conditional branch, using the same program as Figure 14.10. Assume that instruction 3 is a conditional branch to instruction 15. Until the instruction is executed, there is no way of knowing which instruction will come next. The pipeline, in this example, simply loads the next instruction in sequence (instruction 4) and proceeds. The branch is not determined until the end of time unit 7. At this point, the pipeline must be cleared of instructions that are not useful. During time unit 8, instruction 15 enters the pipeline. No instructions complete during time units 9 through 12; this is the performance penalty incurred because we could not anticipate the branch.




Figure 14.13 An Alternative Pipeline Depiction

In Figure 14.13a (which corresponds to Figure 14.10), the pipeline is full at time 6, with 6 different instructions in various stages of execution, and remains full through time 9; we assume that instruction I9 is the last instruction to be executed. In Figure 14.13b, (which corresponds to Figure 14.11), the pipeline is full at times 6 and 7. At time 7, instruction 3 is in the execute stage and executes a branch to instruction 15. At this point, instructions I4 through I7 are flushed from the pipeline, so that at time 8, only two instructions are in the pipeline, I3 and I15.

Speedup Factors with Instruction Pipelining





Figure 14.14 Speedup Factors with Instruction Pipelining

10

Number of stages (b) 15

### Pipeline Hazards




## Resource Hazards


A resource hazard occurs when two or more instructions that are already in the pipeline need the same resource

The result is that the instructions must be executed in serial rather than parallel for a portion of the pipeline

A resource hazard is sometimes referred to as a structural hazard



(a) Five-stage pipeline, ideal case



(b) I1 source operand in memory

#### Data Hazards

A data hazard occurs when there is a conflict in the access of an operand location




Figure 14.16 Example of Data Hazard

### Types of Data Hazard

#### Read after write (RAW), or true dependency

- An instruction modifies a register or memory location
- Succeeding instruction reads data in memory or register location
- Hazard occurs if the read takes place before write operation is complete

#### Write after read (WAR), or antidependency

- An instruction reads a register or memory location
- Succeeding instruction writes to the location
- Hazard occurs if the write operation completes before the read operation takes place

#### Write after write (WAW), or output dependency

- Two instructions both write to the same location
- Hazard occurs if the write operations take place in the reverse order of the intended sequence

### Control Hazard

Also known as a **branch hazard** 

Occurs when the pipeline makes the wrong decision on a branch prediction

Brings instructions into the pipeline that must subsequently be discarded

#### Dealing with Branches:

- Multiple streams
- Prefetch branch target
- Loop buffer
- Branch prediction
- Delayed branch

### Multiple Streams

A simple pipeline suffers a penalty for a branch instruction because it must choose one of two instructions to fetch next and may make the wrong choice

A brute-force approach is to replicate the initial portions of the pipeline and allow the pipeline to fetch both instructions, making use of two streams

#### Drawbacks:

- With multiple pipelines there are contention delays for access to the registers and to memory
- Additional branch instructions may enter the pipeline before the original branch decision is resolved

### Prefetch Branch Target

- When a conditional branch is recognized, the target of the branch is prefetched, in addition to the instruction following the branch
- Target is then saved until the branch instruction is executed
- If the branch is taken, the target has already been prefetched
- IBM 360/91 uses this approach

### Loop Buffer

Small, very-high speed memory maintained by the instruction fetch stage of the pipeline and containing the *n* most recently fetched instructions, in sequence

#### **Benefits:**

- Instructions fetched in sequence will be available without the usual memory access time
- If a branch occurs to a target just a few locations ahead of the address of the branch instruction, the target will already be in the buffer
- This strategy is particularly well suited to dealing with loops
- Similar in principle to a cache dedicated to instructions
  - Differences:
    - The loop buffer only retains instructions in sequence
    - Is much smaller in size and hence lower in cost.




Figure 14.17 gives an example of a loop buffer. If the buffer contains 256 bytes, and byte addressing is used, then the least significant 8 bits are used to index the buffer. The remaining most significant bits are checked to determine if the branch target lies within the environment captured by the buffer.

Among the machines using a loop buffer are some of the CDC machines (Star- 100, 6600, 7600) and the CRAY-1. A specialized form of loop buffer is available on the Motorola 68010, for executing a three-instruction loop involving the DBcc (decrement and branch on condition) instruction (see Problem 14.14). A three-word buffer is maintained, and the processor executes these instructions repeatedly until the loop condition is satisfied.

### **Branch Prediction**

Various techniques can be used to predict whether a branch will be taken:

- Predict never taken
- 2. Predict always taken
- 3. Predict by opcode

- 1. Taken/not taken switch
- 2. Branch history table

- These approaches are static
- They do not depend on the execution history up to the time of the conditional branch instruction

- These approaches are dynamic
- They depend on the execution history

### Constraints

#### Instruction level parallelism


- Refers to the degree to which the instructions of a program can be executed in parallel
- A combination of compiler based optimization and hardware techniques can be used to maximize instruction level parallelism

#### **Limitations:**

- True data dependency
- Procedural dependency
- Resource conflicts
- Output dependency
- Antidependency

### Super pipeline

 Super pipeline implements stage overlap at half clock cycle.




### Superscalar pipeline

Superscalar pipeline introduces the ability to execute instructions independently and concurrently in different pipelines which enables more instructions executed in every clock period. A superscalar processor contains multiple copies of the datapath hardware to execute multiple instructions simultaneously.


### Superscalar

#### ILP - Superscalar

 Super pipeline implements stage overlap at half clock cycle.



#### Scalar vs. Superscalar



· Superscalar uses multiple pipelines in parallel.

### Design Issues

#### Instruction-Level Parallelism and Machine Parallelism

#### Instruction level parallelism

- Instructions in a sequence are independent
- Execution can be overlapped
- Governed by data and procedural dependency

#### Machine Parallelism

- Ability to take advantage of instruction level parallelism
- Governed by number of parallel pipelines