## **Quiz: Memory Management Basics**

Total points 82/82

Take the quiz solo, but feel free to consult a partner student, the book, the videos or other resources if needed. Re-take quiz if your score is less than 80% or if you just want some more practice.

The respondent's email (faiyaz@pdx.edu) was recorded on submission of this form.

<b>✓</b>	The linux command is used to determine the amount of free	<b>*</b> 5/5
	memory on a system, displaying the amount of unused system RAM,	
	detailed info. about how much free & in-use physical memory you have,	
	swap space usage, and system RAM being used by cache & buffers.	

	free	<b>/</b>	
0	pmap		
0	vmstat		
0	ps		

<b>✓</b>	What is the main benefit of isolated address spaces (one address space	<b>*</b> 5/5
	per process) ?	





- Performance
- Ease of programming
- Scalability

B

<b>✓</b>	For process A, if the base register value is 2^12 and the process's address space size is 2^16 memory words, then what value will the OS set as the value for the limit register?	<b>*</b> 5/5
0	2^(12+16)	
0	2^16	
•	2^12 + 2^16	<b>✓</b>
0	2^32	
0	2^12	
<b>✓</b>	The compiler and linker help us to maintain the illusion of a contiguous, isolated, virtual address space.	*5/5
	True	<b>✓</b>
0	True False	<b>✓</b>
0		<b>✓</b>
<ul><li></li></ul>		5/5
	False	5/5
<ul><li> ()</li><li> ()</li><l< td=""><td>False  Base and Limit registers enable efficient time-sharing of the CPU. *</td><td>5/5</td></l<></ul>	False  Base and Limit registers enable efficient time-sharing of the CPU. *	5/5

✓ When using base&limit registers a running process must have all of its **\***5/5 data residing in physical memory. True False With base+limit registers a process's physical memory location might **\***5/5 change over time. True False In a paging-based virtual memory system, the OS does not need to keep **\***5/5 all of a process' pages in physical memory. True False

Feed	True
Feed	
	dback
But I	IE in most cases. For most systems the TLB is flushed on each context switch because virtual-to-physical mapping is different for each process.  FALSE is also a valid response here because some TLBs do have "tagged" entries that w the OS to switch from process to process without flushing the TLB on every switch.
h	Using base&limit registers the OS sets the value of the limit register a bit *5/5 igher than needed so that the process has room to grow in the future. The extra, unused (for now) allocation is what type of fragmentation?
( E	External
O 1	Maternal
O N	Nocturnal
I	nternal
O F	Fraternal

<b>✓</b>	In a paging system, the OS needs to choose the page size. What is the primary benefit of choosing a small page size for a paging-based virtual memory system?	*5/5
$\bigcirc$	less overhead from page faults	
0	reduces external fragmentation	
	reduces internal fragmentation	<b>✓</b>
0	faster address translation	
0	increased TLB hit rate	
phys	sider the following system: sical address space size: 24 bits e size is 2K	
<b>✓</b>	How many pages (maximum) exist in this system? *	5/5
0	2^11	
0	2^24	
	2^13	
	2 10	•
	2^10	
0		

!

✓ Consider a process running on our 24 bit address system with page size *5/5 of 2048 (2K). The process allocates an array of size more than 2K, and the array elements cannot all fit into one page. The process steps through the array, reading each element of the array. What happens when the process reaches the physical page frame boundary, how does the process know where to find the next element in the array?	
the OS allocates contiguous physical pages to hold the array, so the next array element will always be held in the next physical memory location.	
the process references the array elements using virtual addresses and does not know or care where the data is actually stored in physical memory	
a page fault occurs causing the OS to place the next array elements in the adjacent physical page(s)	
the OS avoids this problem by not allowing such large arrays to be allocated	
✓ Within every 24 bit memory address, how many bits will be used to *5/5 determine the offset within a given page?	
O 13	
O 10	
O 24	
Other:	
TLB - Translation Lookaside Buffer	

!

True	False	Score	
•	0	1/1	<b>✓</b>
0		1/1	<b>✓</b>
	0	1/1	<b>✓</b>
0		1/1	<b>✓</b>
•	0	1/1	<b>✓</b>
	0		<ul><li>1/1</li><li>1/1</li></ul>

	Software Managed TLB	Hardware Managed TLB	Score	
Only the OS actually reads/writes the page table	Invalidation of the second of the secon	O Ivialiaged TEB	1/1	<b>✓</b>
The OS decides which translations are stored in the TLB		0	1/1	<b>~</b>
The OS does not need to be run whenever there is a TLB miss	0		1/1	<b>✓</b>
TLB raises a "TLB miss interrupt" whenever a virtual address is not found in its cache			1/1	<b>✓</b>
The OS can store page tables any way it wants to	•	0	1/1	<b>~</b>
The TLB itself decides which translations are kept in its cache	0		1/1	<b>✓</b>
The page table must be store in a well-known location in memory	0		1/1	<b>✓</b>

This form was created inside of Portland State University.

## Google Forms