
# Processor Design - EE739

# **Project Report**

# **Pipelined IITB-RISC Processor**



# Instructor: Prof. Virendra Singh

## **Submitted By** –

Mohd. Faizaan Qureshi (203070062) Kanak Vijay (203070050) Muhaamad. Shoaib Iqbaal (203070058)


# **Hardware flowchart**

# **R-type instructions**

Opcode	Ra	Rb	Rc	condition
IF	PC_c	urrent_value → +1 → alu2_out instr_memD	alu2_B → PC_1	., alu2_A
		IF_II	D_reg	
ID & OF		IWR ( 11-9 ) IWR ( 8-6 ) Rf_D1 Rf_D2		
		ID_	EX_reg	
EX		T1 T2 alu1_out	<ul> <li>→ alu1_A</li> <li>→ alu1_E</li> <li>→ T3</li> </ul>	
		EX_M	EM_reg	
MEM		No operat	ion in MEM	
		MEM	_WB_reg	
WB		T3 IWR ( 5-3 )	→ Rf_D3 → Rf_A3	3

1

## LW instruction



## **SW** instruction

Opcode	Ra Rb Immediate
F	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	instr_memD → IWR
	IF_ID_reg
	IWR (8-6) → Rf_A1
) & OF	IWR (11-9) → Rf_A2
	Rf_D1 → T1
	Rf_D2 → T2
	ID_EX_reg
	T1 → alu1_A
<b>K</b>	IWR (5-0) $\rightarrow$ SE6 $\rightarrow$ alu1_B
	alu1_out → T3
	EX_MEM_reg
73.6	T3 → data_memA
EM	T2 → data_memD
	MEM_WB_reg

### **BEQ** instruction

WB

Opcode Ra Rb Immediate $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
+1 → alu2_B
$\Gamma$
alu2_out → PC_1
instr_memD → IWR
IF_ID_reg
IWR (11-9) → Rf_A1
ID & OF $IWR (8-6) \rightarrow Rf\_A2$
Rf_D1 → T1
$Rf_D2 \rightarrow T2$
PC → alu3_A
$IWR (5-0) \rightarrow SE6 \rightarrow alu3\_B$
alu3_out → PC_2
ID_EX_reg
T1 → alu1_A
$IWR (5-0) \rightarrow SE6 \rightarrow alu1\_B$
alu1_out → T3
if (alu1_zero) then $PC_2 \rightarrow PC_3$
else PC_1 → PC_3
EX_MEM_reg
MEM No Operation
MEM_WB_reg

No Operation

## LHI instruction

Opcode	Ra Immediate
IF	PC_current_value → instr_memA, alu2_A  +1 → alu2_B  alu2_out → PC_1  instr_memD → IWR
	IF_ID_reg
ID & OF	NO Operation
	ID_EX_reg
EX	IWR (8-0) → SEM9 → T3  (Here ignore adder result)
	EX_MEM_reg
MEM	T3 → data_memA  data_memD → T4
	MEM_WB_reg
WB	$T4 \rightarrow Rf_D3$ $IWR (11-9) \rightarrow Rf_A3$

### JAL instruction

Opcode Ra Immediate PC\_current\_value  $\rightarrow$ instr\_memA, alu2\_A +1  $\rightarrow$  $alu2_B$ IF alu2\_out **→** PC\_1 instr\_memD  $\rightarrow$ **IWR** IF\_ID\_reg PC  $\rightarrow$ alu3\_A ID & OF IWR (8-0)  $\rightarrow$ SE9 → alu3\_B PC. 2. alu3 out  $\rightarrow$ ID\_EX\_reg No Operation EX **EX\_MEM\_reg MEM** No Operation MEM\_WB\_reg PC\_1 **→** Rf\_D3 WB IWR (11-9)  $\rightarrow$ Rf\_A3

### JLR instruction


Opcode Ra Rb PC\_current\_value  $\rightarrow$ instr\_memA, alu2\_A +1 $\rightarrow$  $alu2_B$ IF alu2\_out PC\_1  $\rightarrow$  $instr\_memD \rightarrow$ **IWR** IF\_ID\_reg IWR (8-6) Rf\_A1 ID & OF Rf\_D1 PC\_2  $\rightarrow$ ID\_EX\_reg No Operation EX **EX\_MEM\_reg MEM** No Operation MEM\_WB\_reg PC\_1 → Rf\_D3 WB IWR (11-9)  $\rightarrow$  $Rf_A3$ 

## JRI instruction


Opcode	Ra Immediate
IF	PC_current_value → instr_memA, alu2_A  +1 → alu2_B  alu2_out → PC_1  instr_memD → IWR
	IF_ID_reg
ID & OF	$IWR (11-9) \rightarrow Rf\_A1$ $Rf\_D1 \rightarrow T1$
	ID_EX_reg
EX	$T1 \qquad \rightarrow  \text{alu1\_A}$ $IWR (8-0)  \rightarrow  SE9  \rightarrow  \text{alu1\_B}$ $\text{alu1\_out}  \rightarrow  T3  \rightarrow  PC\_3$
	EX_MEM_reg
MEM	No Operation
	MEM_WB_reg
WB	No Operation

### **LM Instruction**

Opcode	Ra	Immediate
--------	----	-----------




## **LA Instruction**



### **SM Instruction**

Opcode	Ra	Immediate
--------	----	-----------



### **SA Instruction**

Opcode Ra Immediate
---------------------

## **Control Signals**

Signal Name	Size
alu1_src	2 bit
alu1_op	2 bit
t3_sel	1 bit
load	1 bit
sig_multiple	1 bit
sig_all	1 bit
branch	1 bit
jump	1 bit
jump_type	2 bit
mem_read	1 bit
mem_write	1 bit
reg_write	1 bit
reg_write_data_sel	2 bit
reg_write_addr_sel	2 bit

## **Pipeline Registers**

Register Name	Size
IF_ID_reg	49 bits
ID_EX_reg	116 bits
EX_MEM_reg	97 bits
MEM_WB_reg	78 bits

Look Up table we have used has 8 entries and each has width 34 bits.

## **Data Hazards**

Data Hazards occur when there is a violation in producer – consumer relationships.

All instructions that read operands which is being written by previous instruction, then there may be hazards.

All instructions which are writing in to register file =

All R-type instructions, LW, LHI, JAL, JLR

All instructions which read from register file in decode and operand read stage =

All R-type instructions, LW, SW, BEQ, JLR, JRI, SM, SA, LM, LA

So, there can be many possible dependencies which can occur, and we have covered all possible dependencies.


# Let's test the processor

#### TEST1


```
Instructions =>
LW R1, R0, 1
LW R2, R0, 2
ADD R3, R1, R2  // there is a dependency, need R1, R2
ADD R4, R1, R3  // there is a dependency, need R1, R3
ADD R5, R2, R3  // there is a dependency, need R2, R3
ADD R6, R3, R4  // there is a dependency, need R3, R4
NOP
```

```
G: > intelFPGAlite_workspace > pd_project_pipeline_up > ≡ program5.hex
       01000010000000001
  2
       01000100000000010
       0001001010011000
       0001001011100000
  5
       0001010011101000
  6
       0001011100110000
       01100000000000000
  8
       01100000000000000
  9
       01100000000000000
 10
       01100000000000000
 11
       01100000000000000
```


#### Data Memory content =>



Reg file content at the end of execution in modelsim =>



R7 is program counter.



Due to immediate dependency after load, there will be necessary STALL, which can be seen in above figure, pc\_enable went to logic 0 for a while.


#### **Simulation Waveforms =>**

RegFile data flow from ports =>



Here in above figure, pc\_value\_out is R7 which stores program counter, and it is inside Register File module.

Data Memory data flow from ports =>



#### **TEST2**

Instructions =>

LM R1, 111111110

ADD R2, R6, R7 //there is a dependency, need R6

ADD R3, R7, R5 // there is a no dependency (R5 has been written)

ADD R4, R6, R5

ADD R5, R4, R5 //there is a dependency, need R4

ADD R6, R5, R3 //there is a dependency, need R5, R3


ADD R7, R6, R2 //there is a dependency, need R6, and there will be jump

SM R2, 11111111 //skipped


**NOP** 

```
> intelFPGAlite_workspace > pd_project_pipeline_up > ≡ program12.hex
 1
     1100001011111110
     0001110111010000
     0001111101011000
     0001110101100000
 5
     0001100101101000
     00011010111110000
 6
     0001110010111000
 8
     11010100111111111
 9
     01100000000000000
10
     01100000000000000
11
     01100000000000000
12
     01100000000000000
13
      01100000000000000
```


#### Data Memory Content =>




Reg file content at the end of execution in modelsim =>




Here in this case ADD instruction is writing into R7, so there will be entry in look table =>



Flush signal is also generated on encountering jump instruction =>




For LM instruction there would be STALL till its complete execution =>




#### **Simulation Waveforms =>**

Register File data flow from it's ports =>



Here pc\_value\_out is R7. And clearly we can see PC=R7=8, it went to PC=R7=64

Data Memory data flow from it's ports =>



#### **TEST3**

Instructions =>

LA R1 //LA loads only R0 to R6

ADD R2, R5, R6 // there is a dependency, need R6, (R5 has been written)

ADD R3, R6, R4

ADD R4, R5, R4

ADD R5, R3, R4 // there is a dependency, need R4, R3


ADD R6, R4, R5 // there is a dependency, need R5, R4

SA R4


**NOP** 

```
> intelFPGAlite_workspace > pd_project_pipeline_up >
     1110001000000000
 1
 2
     0001101110010000
     0001110100011000
4
     0001101100100000
     0001011100101000
     0001100101110000
     11111000000000000
 7
 8
     01100000000000000
9
     01100000000000000
10
     01100000000000000
11
     01100000000000000
12
     01100000000000000
```


#### Data Memory Content =>



Reg file content at the end of execution in modelsim =>




Data Memory Content after executon (since SA stored all registers from R0 to R6)=>



## **Simulation Waveforms =>**

Register File data flow from it's ports =>



Here as always, R7 = PC Counter, represented by pc\_value\_out in above figure.

Data Memory data flow from it's ports =>

/processor7/data_memory_dut/clk	St1	ř	寸		П	<u></u>	П	Л			$\overline{}$							几	П	Л	$\vdash$	П	
/processor7/data_memory_dut/mem_access_addr	2			0 (1	2	(3	4	(5	6	(3	24	22	20	(42	62	20	21	22	23	24	25	(26	20
/processor7/data_memory_dut/mem_write_data	1			0			1				13	(9		(20	42	1	3	(24	22	(20	42	(62	1
/processor7/data_memory_dut/mem_write_en	St0																						
/processor7/data_memory_dut/mem_read	St0				$\top$																		
<pre>&gt; /processor7/data_memory_dut/mem_read_data</pre>	0			1 (3	5	7	9	(11	13	(7	0												
Now	2300 ps	05	1 1	1 1 1	5	00 ps		1 1	'	1000	ı Ops	1 1			1500	0 ps	'			200	li Ops	1 1	1 1 1

Here mem\_read and mem\_write signals are clearly shown.

#### **TEST4**

```
Instructions =>
LW R1, R0, 1
LW R2, R0, 2
LW R3, R0, 3
BEQ R2, R3, 3 //there is a dependency, need R2, R3
ADD R2, R2, R1 // there is a dependency, need R2
JRI R0, 3
```

#### **NOP**

```
> intelFPGAlite_workspace > pd_project_pipeline_up >
 1
     0100001000000001
     01000100000000010
     01000110000000011
     1000010011000011
     0001010001010000
 6
     10110000000000011
     01100000000000000
8
     01100000000000000
9
     01100000000000000
10
     01100000000000000
     01100000000000000
11
```


Data Memory Content =>

Memory Dat	a - /process	or7/data_memory_dut/ram_array
0	х	
1	2	
2	3	
3	15	
4	x	
5	x	
6	x	
7	x	

Register File content after first time encountering of Branch and jump instructions =>

Memory Dat	Memory Data - /processor7/reg_file/reg_array									
0	0									
1	2									
2	3									
3	15									
4	0									
5	0									
6	0									
7	3									


Look up table after first time encountering of Branch and jump instructions =>




Here Branch has History Bit = 01, initially. Further it can be changed based on taken or not taken branch.

But Jump instruction is always taken branch instruction, so History Bit = 11 always.

Look up table after  $2^{nd}$  time encountering Branch instruction ( $1^{st}$  entry in look table ), History Bit has been changed to 00. =>




Here, in below image, we can see first time after jump it has to go beyond, because there is no entry in look table,  $pc\_current\_value = 5,6,7$ , then 3



But after entry in look up table, pc\_current\_value = 5,3,4,5,3..... So, here look table table is saving some cycles per instructions (CPI)

/ave - Default :=======									W =					
•	Msgs													
<pre>/processor7/clk</pre>	St1													
/processor7/reset	St0													
-🧇 /processor7/pc_current_value	00000000000000011	0000000	00000000	00000011	00000000	00000100	00000000	00000101	00000000	00000011	00000000	00000100	00000000	00000101
<pre>/processor7/pc_enable</pre>	1													
-🧇 /processor7/IWR	1000010011000011	0110000												
- <pre>/processor7/pc_1</pre>	00000000000000100	0000000	<u>X 00000000</u>	00000100	00000000	00000101	00000000	00000110	00000000	00000100	00000000	00000101	00000000	00000110

Look up table after branch taken to exit the loop =>



History bit here now is 01


Register File Content after complete execution = >

🔞 Memory Data - /processor7/rec										
0	0									
1	2									
2 3	15									
3	15									
4	0									
5	0									
6	0									
7	9									


, Here loop breaks after R2 = R3 = 15.

#### **Simulation Waveforms =>**

Register File data flow from it's ports =>



Data Memory data flow from it's ports =>




Here there can be unnecessary data at it's ports, but mem\_read and mem\_write knows when to read and when to write, which is given by processor.


#### **TEST5**

```
> intelFPGAlite_workspace > pd_project_pipeline_up >
     1100000011111000
     0001001010011000
     0010011100000000
3
     0001011000001001
4
     0001001011101010
5
6
     0001001011101010
7
     01100000000000000
8
     01100000000000000
9
     01100000000000000
10
     01100000000000000
     01100000000000000
11
```


#### Data Memory Content =>



Register File Content after execution =>




Reg\_write = 0 for last ADC instruction =>




#### **Simulation Waveforms = >**

Register File data flow from it's ports =>



Data Memory data flow from it's ports =>



#### **TEST6**

Instructions =>

LW R1, R0, 1

LW R2, R0, 2

ADD R3, R1, R2 // there is a dependency, need R1, R2

ADD R4, R2, R3 // there is a dependency, need R2, R3


JAL R5, 7 // It is function call, so make a new entry in look up table

ADD R5, R3, R4 // skipped for the first time


ADD R5, R5, R4 // skipped for the first time

```
NOP
NOP
NOP
NOP
                    // starting of function
LW R6, R0, 3
ADD R4, R6, R4
                    // there is a dependency, need R6
ADD R4, R4, R3
                    // there is a dependency, need R4
ADD R3, R4, R2
                    // there is a dependency, need R3, R4
                    // return to next instruction of function call instruction
JRI R5, 0
 > intelFPGAlite_workspace > pd_project_pipeline_up
       p1000010000000001
 1
 2
       01000100000000010
  3
       0001001010011000
       0001010011100000
  5
       10011010000000111
       0001011100101000
       0001101100101000
 8
       01100000000000000
       01100000000000000
10
       01100000000000000
11
       01100000000000000
12
       01001100000000011
13
       0001110100100000
14
       0001100011100000
15
       0001100010011000
```


#### Data Memory Content =>



Look up table having entry of functional call from JAL and return instruction from JRI =>




Register file content after execution =>




#### **Simulation Waveforms =>**

Register File data flow from it's ports =>



#### Data Memory data flow from it's ports =>




#### **TEST7** (Fibonacci Sequence generating)


Instructions =>
LW R1, R0, 1
LW R2, R0, 1
LW R5, R0, 2
BEQ R4, R5, 7 // there is a dependency, need R5
ADD R3, R1, R2 // there is a dependency, need R2
ADI R1, R2, 0
ADI R2, R3, 0 // there is a dependency, need R3
SW R3, R4, 5 // there is a dependency, need R3
ADI R4, R4, 1
JRI R0, 3

```
> intelFPGAlite_workspace > pd_project_pipeline_up >
      01000010000000001
 2
      01000100000000001
      01001010000000010
4
      1000100101000111
 5
      0001001010011000
 6
      0000010001000000
7
      0000011010000000
8
      0101100011000101
9
      00001001000000001
10
      10110000000000011
11
      01100000000000000
12
      01100000000000000
13
      01100000000000000
14
      01100000000000000
      01100000000000000
15
```


#### Data Memory before execution =>



Look up table after encountering first time Branch and jump =>




Register File Content initially =>




Look up table after again encountering branch, making it confirm not to take branch, i.e. History Bit = 00, =>




Look up table after loop exit, here Branch instruction History Bit would become 01=>




Register File Content after execution =>




Data Memory Content after written 15 Fibonacci no from memory address 5 =>



Waveforms showing CPI improvement by look up table =>




Here in waveforms, we can see that first time after jump (PC=9), it had fetched PC=10, 11. But after again fetching same jump instruction, then it did not fetch PC=10 instr. instead it looked in look up table and got Branch Target Address, and fetched PC=3 directly =>



So, in the loop, with the help of look up table, PC is going like = 3,4,5,6,7,8,9,3,4...

#### **Simulation Waveforms =>**

Register file data in and out of port =>




Here pc\_value\_out is R7.

#### Data Memory Waveform =>



Clearly it can be seen, that Fibonacci numbers are being written on successive memory address.

#### Control Signals =>



#### PC current changing as required =>

<b>3</b> •	Msgs																									
/processor7/dk	St0	ىبر	hr	u	$\Box$		Ш	L		л		hin	Л			Ш		Ш	П	Л	Ш		Т	Т		المما
<pre>/processor7/reset</pre>	St0	$\perp$																						_		
→ /processor7/pc_current_value	7	7 (8	9 (3	4	5 (5	6 7	<u>   </u> 8	(9	3 4	5	(6	7 (8	19	3 (	5	(6)	7 (8	(9	3	4	5	6	7 (8	19	(3	4 (5
/processor7/pc_enable	1			$\top$						Т							$\top$							$\top$		
- A Jamasaan 7/11110	0101100011000101	$\neg -$	$\overline{}$	-		-		$\neg$	$\vee$	$\neg$		<del></del>	_	-	$\neg$	$\overline{}$	_	$\neg$		$\overline{}$	-		-	-r		


#### **TEST8** (Addition of 2 arrays)

```
Instructions =>
LW R2, R0, 1
                         //[R2] \leftarrow Mem([R0] + 1)
BEQ R1, R2, 7
                          //there is a dependency, need R2
LW R3, R1, 2
                         //[R3] \leftarrow Mem([R1] + 2)
LW R4, R1, 7
                         // [R4] \leftarrow Mem([R1] + 7)
ADD R5, R3, R4
                         // there is a dependency, need R3, R4 (It is R5=R3+R4)
                         //Mem([R1] + 12) \leftarrow [R5], dependency here, need R5
SW R5, R1, 12
ADI R1, R1, 1
                          //[R1] \leftarrow [R1] + 1
JRI R0, 1
                          // \text{ jump to } [R0] + 1
NOP
```


```
> intelFPGAlite_workspace > pd_project_pipeline_up >
     01000100000000001
 1
2
     1000001010000111
 3
     0100011001000010
 4
     0100100001000111
     0001011100101000
 5
     0101001101001100
 6
     0000001001000001
 8
     10110000000000001
     01100000000000000
10
     01100000000000000
11
     01100000000000000
12
     01100000000000000
```

Data Memory Content at the starting of execution =>


We have 2 arrays or vectors of length 5 each. In memory, one array is from address 2, and other array is from address 7




#### Register File Content during and at the end of execution =>




### Look Up table Content during and at end of execution =>






#### Data Memory Content after execution =>




Here we can see from memory address 12 onwards, we are getting result of 2 vectors/arrays of length 5.

## **Simulation Waveforms =>**


### Reg\_file ports data




#### Data Memory data flow =>



### Control Signals and stall condition activation =>



## Some intermediate Signals and pc\_current\_value =>



#### **TEST9** ( Minimum number finder )

```
Instructions =>
                         // R5 \leftarrow 1
LW R5, R0, 1
LW R2, R0, 2
                         // R2 \leftarrow 5 (i.e size of array)
LW R4, R0, 3
                         // R4 \leftarrow 3 (i.e first element of an array)
BEQ R2, R5, 8 // there is a dependency, need R2, R5, which has not been written
LW R6, R5, 3
                         //R6 \leftarrow mem(1 + 3) = 5
NDU R3, R6, R6
                         // nand all R6 with R6 to get inverted bits of R6 in R3
ADI R3, R3, 1
                         // add 1 to get 2's compliment of no.
ADD R3, R4, R3
                         // R3 \leftarrow R4 + R3, if +ve, carry generated, else not
ADC R4, R6, R0
                         // if carry generated previously, then only work
ADI R5, R5, 1
                         // R5 \leftarrow R5 + 1, increment the loop counter
JRI R0, 3
                         // jump to branch instr.
SW R2, R4, 4
                         // store the result of minimum value after loop ends
NOP
```

```
1
     01001010000000001
     01000100000000010
3
    01001000000000011
     1000010101001000
5
    0100110101000011
6
    0010110110011000
    0000011011000001
8
    0001100011011000
9
    0001110000100010
10
    0000101101000001
11
    10110000000000011
12
    0101010100000100
13
    01100000000000000
14
    01100000000000000
15
    01100000000000000
16
     01100000000000000
```


Data Memory content before execution =>

Memory Dat	a - /process	or7/data_memory_dut/ram_array - Defac
0	х	
1	1	
2	5	
3	3	
4	5	
5	1	
6	2	
7	4	
8	x	
9	x	
10	x	


As we can see, there is no result at address 9, as of now.

We have array of 5 length ( size written at memory address 2, which program would need during execution ), which has numbers as we can see  $= \{3, 5, 1, 2, 4\}$ , starting from memory address 3.

Register File contents during execution =>



Look up table showing entries of branch instructions, conditional branch, and unconditional jump instr. =>




Data Memory content after execution =>

Memory Dat	a - /processo	or7/data_memory_dut/ram_array - [
0	х	
1	1	
2	5	
3	3	
4	5	
5	1	
6	2	
7	4	
8	×	
9	1	
10	x	
11	x	


Here we can see, memory address 9 has minimun value "1", among numbers ( 3,5,1,2,4 ).

## **Simulation Waveforms =>**

Register File data flow from it's ports =>



Data Memory data flow from it's ports =>



## **Conclusion**

We made a processor based on given Instruction Set Architecture, and it is required that it should overcome all dependency issues, so that no pipelining hazards should occur and also to improve CPI, it should have Branch Prediction system and also R7 register should store PC value. So after making whole design, we picked couple of test examples and run on our design of IITB-RISC processor, and **all test cases successfully passed** and all simulation waveforms and modelsim output screenshots are attached with the test examples.