
CflexHDL



Design digital circuits in C

Simulate really fast with a regular compiler

Language benefits

 C is much more known than Verilog/VHDL



Brian W. Kernighan • Dennis M. Ritchie

- Helps to break the "scary" barrier to enter circuit design by embedded software developers
- Automatic FSMs from control flow ("while loops")
- Comfortable debugging (tools new and upcoming like gdbwave)

Simulation speed benefits

 Running compiled C code is even faster than fast HDL simulators



- Simulator runs at 220MHz clock speed (LED glow demo)
- The 3D-like video demo surpasses realtime, even with a 15 years old CPU: 126FPS - 38M pixel/s
- Original demo: 0.82 FPS (156X slower) Silice's "make verilator"

Development time benefits

- Compiling C is much faster than doing synthesis (seconds instead of minutes)
- 240X to 1028X faster than common synthesis toolchains (led glow demo)
- Notable exception: Yosys + NextPNR (just 67X slower)



Led glow demo

```
void led glow(uint1 t& led)
  union {
    uint25 t counter;
    struct { uint25 t :16; uint25 t mid:8; uint25 t msb:1; }
        counter bits:
  };
 union {
   uint9 t PWM:
    struct { uint8_t lsb:8; uint8_t msb:1; } PWM bits;
  };
  uint8 t intensity;
  counter = 0:
  while(always())
    intensity = counter bits.msb ? counter bits.mid : ~counter bits.mid;
    PWM = PWM bits.lsb + intensity;
    led = PWM bits.msb;
    counter = counter + 1;
```

Argument *led* represents the output pin

Bit range access using C Bitfields, and a union for aliasing

When not translated to verilog, the *always()* function defers execution to the simulator


Sets bit output and updates register.
The function never returns

Synthesis Workflow



The C files are translated to verilog and integrated into existing toolchains

Development innovations






- CflexParser: the first C++ parser/generator for python. Based on clang indexer's bindings (tool to be released stand-alone)
- Adding previously unsupported boards to Silice projects
- Graphic display on the simulator: running the original C code or the Verilator output using a same codebase
- Integration of Yosys+NextPNR into LiteX framework: mainlined

Ease of running & testing


 Compile project (for simulation) or synth the bitstream and load, using just make

- Currently supporting:
 - Digilent Arty A7 board (Xilinx Artix-7)
 - Terasic DE0-Nano (Intel Cyclone IV)
 - All boards supported by LiteX, easy to add



3D-like video generation demo

- A VGA demo* was manually ported to C
- CflexHDL runs the C logic using any of:
 - A simulator that opens a window, after compiling the C sources in 1.3 seconds
 - A FPGA board with analog or digital video output (automatically generates and loads the bitstream)
 - Verilator output on the simulator window (same graphics but at lower FPS)



^{*} https://github.com/sylefeb/Silice/blob/master/projects/vga_demo/vga_flyover3d.ice

Example C & generated code (FSM)

```
cur_inv_y = 0;
offs_y = 0;
u = 0;
v = 0;
lum = 0;
while (always())
{
```

```
// always pre
(* full case *)
case ( q index)
0: begin
// top
d cur inv y = 0;
t offs y = 0;
 t u = 0:
 t v = 0:
 d lum = 0;
d index = 1;
end
1: begin
if (1) begin
d index = 3;
end else begin
d index = 2;
end
end
```

```
// prepare next
pos_u = pos_u + 1024;
pos_v = pos_v + 1;


// wait for sync
while (pix_vblank == 1)
    wait_clk();
```

```
4: begin
d pos u = q pos u+1024;
 d pos v = q pos v+1;
d index = \frac{1}{5}:
end
5: begin
if (in pix vblank==1) begin
 d index = 5;
end else begin
d index = 1;
end
end
6: begin // end of frame display
end
default: begin
d index = \{3\{1'bx\}\};
 end
endcase
// always post
end
```

It works! (TM)

\$ cd demos/vga \$ make load run

- Makes bitstream,
- loads it,
- compiles the C source,
- and runs it in the simulator window



Dependencies

- Sylvain Lefebvre's Silice HDL: https://github.com/sylefeb/Silice
- Clang's indexer bindings: https://pypi.org/project/clang/
- Enjoy Digital's LiteX: https://github.com/enjoy-digital/litex
- Open FPGA Loader: https://github.com/trabucayre/openFPGALoader
- SDL 2: https://www.libsdl.org
- GNU gcc or Clang
- Python 3.x

Planned improvements

 Remove depedency with Silice HDL (needs to add FSM logic generation)

- Adopt some C++ syntax like templates to access bit fields
- Port a C soft-float library to support floating point in the FPGA
- Integrate the soon to be released CflexTypes library, currently providing:
 - Integer, fixed point and floating point types of variable widths
 - Instrumented templates with operator overloading, for benchmarking resource usage at simulation time and effect of varying bit widths (already tested)

Thanks!



https://github.com/suarezvictor/CflexHDL/