


Full Abstraction for Signal Flow Graphs

Filippo Bonchi, Paweł Sobociński, Fabio Zanasi



Signal Flow Graphs


- Signal Flow Graphs are **stream processing circuits** studied in Control Theory since the 1950s.
- Constructed combining four kinds of gate



$$k \in \mathbf{k}$$

Signal Flow Graphs

- Signal Flow Graphs are **stream processing circuits** studied in Control Theory since the 1950s.
- Constructed combining four kinds of gate




$k \in \mathbb{K}$





Signal Flow Graphs

- Signal Flow Graphs are **stream processing circuits** studied in Control Theory since the 1950s.
- Constructed combining four kinds of gate





Signal Flow Graphs

- Signal Flow Graphs are **stream processing circuits** studied in Control Theory since the 1950s.
- Constructed combining four kinds of gate




Signal Flow Graphs

- Signal Flow Graphs are **stream processing circuits** studied in Control Theory since the 1950s.
- Constructed combining four kinds of gate




Signal Flow Graphs

- Signal Flow Graphs are **stream processing circuits** studied in Control Theory since the 1950s.
- Constructed combining four kinds of gate




$k \in \mathbf{k}$




Signal Flow Graphs

An example:




Signal Flow Graphs

An example:




Signal Flow Graphs

An example:




Signal Flow Graphs

An example:




Signal Flow Graphs

An example:



Signal Flow Graphs

An example:



Input 1000... produces 1234....

Signal Flow Graphs

The orthodoxy

- SFGs are not treated as interesting mathematical objects per se.
- Formal analysis typically mean translation into a “lower-level” formalism like systems of linear equations.

Signal Flow Graphs

The orthodoxy

- SFGs are not treated as interesting mathematical objects per se.
- Formal analysis typically mean translation into a “lower-level” formalism like systems of linear equations.

In this work

- An high-level formalism where SFGs are first-class objects:
the calculus of signal flow diagrams

Signal Flow Graphs

The orthodoxy

- SFGs are not treated as interesting mathematical objects per se.
- Formal analysis typically mean translation into a “lower-level” formalism like systems of linear equations.

In this work

- An high-level formalism where SFGs are first-class objects:

the calculus of signal flow diagrams

- String diagrammatic (=graphical) syntax
- Structural Operational Semantics
- Denotational semantics
- Sound and complete axiomatisation
- Full Abstraction
- Realisability

The Calculus of SF Diagrams

Circuit diagrams of Circ are generated by the grammar


$$c, d ::= \begin{array}{c} \boxed{\bullet} \mid \boxed{\bullet \curvearrowright} \mid \boxed{k} \mid \boxed{x} \mid \boxed{\circ \curvearrowright} \mid \boxed{\circ} \mid \\ \bullet \mid \curvearrowright \bullet \mid \boxed{k} \mid \boxed{x} \mid \boxed{\circ \curvearrowright} \mid \boxed{\circ} \mid \\ \square \mid \text{---} \mid \boxed{\times} \mid \boxed{c} \boxed{d} \mid \boxed{\begin{array}{c} c \\ d \end{array}} \end{array}$$

The Calculus of SF Diagrams
















Circuit diagrams of Circ are generated by the grammar

$$c, d ::= \begin{array}{c} \boxed{\bullet} \mid \boxed{\bullet \curvearrowright} \mid \boxed{k} \mid \boxed{x} \mid \boxed{\circ \curvearrowright} \mid \boxed{\circ} \mid \\ \bullet \mid \bullet \curvearrowright \mid \boxed{k} \mid \boxed{x} \mid \boxed{\circ \curvearrowright} \mid \boxed{\circ} \mid \\ \square \mid \text{---} \mid \text{---} \times \text{---} \mid \boxed{c} \boxed{d} \mid \begin{array}{c} \boxed{c} \\ \text{---} \\ \boxed{d} \end{array} \end{array}$$

We can represent (orthodox) signal flow graphs as circuit diagrams:




Structural Operational Semantics




The operational semantics $\langle c \rangle$ is the set of all traces starting from an initial state for c (i.e. one where all the registers are labeled with **0**).

Example



Denotational Semantics



The semantics $\llbracket \cdot \rrbracket$ maps a circuit to a linear relation between stream vectors





Axiomatisation of $[[\cdot]]$

The equational theory of *interacting Hopf algebras* (\mathbb{IH}):

- $\{\text{multiplication}, \text{comultiplication}\}$ and $\{\text{comultiplication}, \text{multiplication}\}$ form two commutative monoids.
- $\{\text{comultiplication}, \text{multiplication}\}$ and $\{\text{multiplication}, \text{comultiplication}\}$ form two commutative comonoids.
- monoid-comonoid pairs of different colors form Hopf algebras.



- monoid-comonoid pairs of the same color form Frobenius algebras.



- scalars and delays have formal inverses.



Soundness and Completeness

$$[[c]] = [[d]] \iff c \stackrel{\mathbb{IH}}{=} d$$

Full Abstraction

Theorem (?)

For any c and d in Circ

$$\llbracket c \rrbracket = \llbracket d \rrbracket \iff \langle c \rangle = \langle d \rangle$$

Full Abstraction

Theorem (?)

For any c and d in Circ

$$\llbracket c \rrbracket = \llbracket d \rrbracket \iff \langle c \rangle = \langle d \rangle$$

Not true in general.

The denotational semantics is *coarser* than the operational semantics.

Full Abstraction



A counterexample

$$\begin{aligned}
 \llbracket \boxed{x \mid x} \rrbracket &= \llbracket \boxed{} \rrbracket = \llbracket \boxed{x \mid x} \rrbracket \\
 \langle \boxed{x \mid x} \rangle &\subsetneq \langle \boxed{} \rangle \subsetneq \langle \boxed{x \mid x} \rangle
 \end{aligned}$$

Full Abstraction

A counterexample

$$\begin{aligned} \llbracket \boxed{x \mid x} \rrbracket &= \llbracket \boxed{} \rrbracket = \llbracket \boxed{x \mid x} \rrbracket \\ \langle \boxed{x \mid x} \rangle &\subsetneq \langle \boxed{} \rangle \subsetneq \langle \boxed{x \mid x} \rangle \end{aligned}$$





Full Abstraction

A counterexample

$$\llbracket \boxed{x \mid x} \rrbracket = \llbracket \boxed{} \rrbracket = \llbracket \boxed{x \mid x} \rrbracket$$

$$\langle \boxed{x \mid x} \rangle \subsetneq \langle \boxed{} \rangle \subsetneq \langle \boxed{x \mid x} \rangle$$



$k \downarrow k$



$l \downarrow l$




$m \downarrow m$
...

Full Abstraction

A counterexample

$$\begin{aligned} \llbracket [x \mid x] \rrbracket &= \llbracket [] \rrbracket = \llbracket [x \mid x] \rrbracket \\ \langle [x \mid x] \rangle &\subsetneq \langle [] \rangle \subsetneq \langle [x \mid x] \rangle \end{aligned}$$



$k \downarrow k$



$l \downarrow l$






$m \downarrow m$
...

Full Abstraction

A counterexample

$$\llbracket [x \mid x] \rrbracket = \llbracket [] \rrbracket = \llbracket [x \mid x] \rrbracket$$


$$\langle [x \mid x] \rangle \subsetneq \langle [] \rangle \subsetneq \langle [x \mid x] \rangle$$



Full Abstraction


A counterexample

$$\begin{aligned} \llbracket [x \mid x] \rrbracket &= \llbracket [\] \rrbracket = \llbracket [x \mid x] \rrbracket \\ \langle [x \mid x] \rangle &\subsetneq \langle [\] \rangle \subsetneq \langle [x \mid x] \rangle \end{aligned}$$



$k \downarrow k$

$k \downarrow l$



$l \downarrow l$



$m \downarrow m$



\dots

Full Abstraction

A counterexample

$$\llbracket [x \mid x] \rrbracket = \llbracket [] \rrbracket = \llbracket [x \mid x] \rrbracket$$

$$\langle [x \mid x] \rangle \subsetneq \langle [] \rangle \subsetneq \langle [x \mid x] \rangle$$




Full Abstraction


A counterexample

$$\llbracket [x \mid x] \rrbracket = \llbracket [\] \rrbracket = \llbracket [x \mid x] \rrbracket$$

$$\langle [x \mid x] \rangle \subsetneq \langle [\] \rangle \subsetneq \langle [x \mid x] \rangle$$



$0 \downarrow 0$



$k \downarrow k$



$l \downarrow l$

...



$k \downarrow k$




$l \downarrow l$



$m \downarrow m$

...



$k \downarrow l$






Full Abstraction

A counterexample

$$\llbracket [x \mid x] \rrbracket = \llbracket [\] \rrbracket = \llbracket [x \mid x] \rrbracket$$

$$\langle [x \mid x] \rangle \subsetneq \langle [\] \rangle \subsetneq \langle [x \mid x] \rangle$$



We say that $[x \mid x]$ has *deadlocks* and $[x \mid x]$ needs *initialisation*.

Full Abstraction


Theorem

For any c and d in Circ **deadlock and initialisation free**

$$\llbracket c \rrbracket = \llbracket d \rrbracket \iff \langle c \rangle = \langle d \rangle$$

Realisability


In presence of deadlocks or initialisation, we cannot determine directionality of the flow.



A trace for these circuits cannot be thought as the execution of a state-machine.

Realisability

In presence of deadlocks or initialisation, we cannot determine directionality of the flow.



A trace for these circuits cannot be thought as the execution of a state-machine.


However, all the circuit diagrams can be put into an executable form using the equational theory \equiv .

Realisability Theorem

For any circuit c of Circ there exists
 d deadlock and initialisation free such that $c \equiv d$.


Realisation via IIIH -rewriting

Implementing the Fibonacci circuit




Realisation via IIIH -rewriting

Implementing the Fibonacci circuit




Realisation via IIIH -rewriting

Implementing the Fibonacci circuit




Realisation via IIIH -rewriting

Implementing the Fibonacci circuit




Realisation via ΠHI -rewriting

Implementing the Fibonacci circuit




Realisation via IIIH -rewriting

Implementing the Fibonacci circuit




Realisation via III -rewriting

Implementing the Fibonacci circuit




Realisation via III -rewriting

Implementing the Fibonacci circuit




Realisation via $\Pi\mathbb{H}$ -rewriting

Implementing the Fibonacci circuit



Realisation via IIIH -rewriting

Implementing the Fibonacci circuit



Conclusions

- The calculus of signal flow diagrams does not rely on flow directionality as a primitive.

The reason why physics has ceased to look for causes is that in fact there are no such things. The law of causality, I believe, like much that passes muster among philosophers, is a relic of a bygone age, surviving, like the monarchy, only because it is erroneously supposed to do no harm.

(Bertrand Russell -1913)

- This allows for a more flexible syntax, disclosing a rich and elegant mathematical playground: IIIH .
- Whenever flow directionality matters, the realisability theorem allows us rewrite any circuit diagram into an executable form.