

DLD Assignment

1)

sol

Truth table for JK flipflop

CLK	J	K	Q_{n+1}
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q_n}$

for finding sequence at Q, Initially $Q=0$

$$\& J = \overline{Q} \Rightarrow J=1 \& K=1$$

Tabulating

Q_n	J	K	clock pulse	Q_{n+1}
0	1	1	1	1
1	0	1	2	0
0	1	1	3	1
1	0	1	4	0
0	1	1	5	1
1	0	1	6	0

\therefore Sequence at output Q will be 010101

2)

i) convert SR flipflop to JK flipflop

Step 1 available flipflop : SR flipflop

Req Required : JK flipflop

Step 2 :-

characteristic table of required flipflop

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Step 3:

Excitation table of SR flipflop

Q_{n+1}	Q_n	S	R
0	0	0	x
0	1	0	1
1	0	1	0
1	1	x	0

Step 4: combine both the table

J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	x
0	0	1	1	x	0
0	1	0	0	0	x
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	x	0
1	1	0	1	1	0
1	1	1	0	0	1

Expression for S

	KQ_n	$\bar{K}Q_n$	$\bar{K}\bar{Q}_n$	$K\bar{Q}_n$
\bar{J}	0	x	0	0
J	1	x	0	1


$$S = J\bar{Q}_n$$

Expression for R

	KQ_n	$\bar{K}Q_n$	$\bar{K}\bar{Q}_n$	$K\bar{Q}_n$
\bar{J}	x	0	1	x
J	0	0	1	0

$$R = KQ_n$$

step 5:- circuit



Q.1) convert SR flipflop to T flipflop

Step 1:

SR-flipflop (available)
T-flipflop (required)

Step 2:

CT of T-flipflop

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Step 3: E.T of SR-flipflop

Q_{n+1}	Q_n	S	R
0	0	0	x
0	1	0	1
1	0	1	0
1	1	x	0

Step 4: combine both the tables

T	Q_n	Q_{n+1}	S	R
0	0	0	0	x
0	1	1	x	0
1	0	1	1	0
1	1	0	0	1

Expression for S:

T	Q_n	\bar{Q}_n
\bar{T}	0	x
T	1	0


$$S = \bar{Q}_n \cdot T$$

Expression for R:

T	Q_n	\bar{Q}_n
\bar{T}	x	0
T	0	1

$$R = Q_n \cdot T$$

Step 5:- circuit



3) i) convert T-flipflop to JK flipflop

Step 1:- T-ff (available)
JK-ff (required)

Step 2:- C.T of (JK-ff)

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Step 3:- C.T of T flipflop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 4:- Combine and write both tables in a single table


J	K	Q_n	Q_{n+1}	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	1

Expression for T

	KQ_n	$\bar{K}\bar{Q}_n$	$\bar{K}Q_n$	$K\bar{Q}_n$
J	0	0	1	0
\bar{J}	1	0	1	1

$$T = KQ_n + \bar{J}\bar{Q}_n$$

Step 5:- Circuit



3 ii) convert T-flipflop to D-flipflop.

step 1: T-flipflop available D-flipflop Required

step 2: C-T of D-flipflop

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

step 3: C-T of T-flipflop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

step 4: combine


D	Q_n	Q_{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

Expression for T

D \ Q _n	\bar{Q}_n	Q_n
D	0	1
P	1	0

$$T = D\bar{Q}_n + DQ_n$$
$$= D \oplus Q_n$$

Steps:-



4) Draw PLA circuit to implement the functions

~~Q. 2)~~ $F1 = A'B + AC + A'BC'$

$$F2 = (AC + AB + BC)'$$

$$F3 = AC' + ABC + A'B' + C$$

$$F1 = A'B + AC + A'BC'$$
$$= A'B(1 + C') + AC$$


$$\boxed{F1 = A'B + AC}$$

$$F2 = (AC + AB + BC)'$$

$$F3 = AC' + ABC + A'B' + C$$

$$= AC' + A'B' + (AB + 1)C$$

$$\boxed{F3 = AC' + A'B' + C}$$



5) Draw a PAL circuit to implement the functions

$$A(x, y, z) = \Sigma(1, 3, 5, 6)$$

$$B(x, y, z) = \Sigma(0, 1, 6, 7)$$

$$C(x, y, z) = \Sigma(3, 5)$$

$$D(x, y, z) = \Sigma(1, 2, 4, 5, 7)$$

K-Map.

$$A(x, y, z) = \Sigma(1, 3, 5, 6)$$

$x \backslash yz$	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0	1	1	0
x	0	1	0	1

$$A(x, y, z) = \bar{y}z + \bar{x}z + xy\bar{z}$$

$$B(x, y, z) = \Sigma(0, 1, 6, 7)$$

$x \backslash yz$	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	1	1	0	0
x	0	0	1	1

$$B(x, y, z) = \bar{x}\bar{y} + xy$$

$$C(x, y, z) = \Sigma(3, 5)$$

$x \backslash yz$	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0	0	1	0
x	0	1	0	0


$$C(x, y, z) = \bar{x}yz + x\bar{y}z$$

$$= (\bar{x}y + x\bar{y})z$$

$$D(x, y, z) = \Sigma(1, 2, 4, 5, 7)$$

$x \backslash yz$	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
\bar{x}	0	1	0	1
x	1	1	1	0

$$D(x, y, z) = \bar{y}z + x\bar{y} + xz + \bar{x}yz$$



6) Draw a 8×4 PROM that implement boolean functions


$$A(x, y, z) = \Sigma(0, 3, 4, 6)$$

$$B(x, y, z) = \Sigma(0, 1, 4, 7)$$

$$C(x, y, z) = \Sigma(1, 5)$$

$$D(x, y, z) = \Sigma(0, 1, 3, 5, 7)$$

x	y	z	A	B	C	D
0	0	0	1	1	0	1
0	0	1	0	1	1	1
0	1	0	0	0	0	0
0	1	1	1	0	0	1
1	0	0	1	1	0	0
1	0	1	0	0	1	1
1	1	0	1	0	0	0
1	1	1	0	1	0	1



7) The following is a truth table of 3-input, 4-output combinational circuit

Input			Output			
x	y	z	A	B	C	D
0	0	0	0	1	0	0
0	0	1	1	1	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	1	1	1	0
1	0	1	0	0	0	1
1	1	0	1	0	1	0
1	1	1	0	1	1	1

Draw a PAL fuse map for above outputs.

K-map of A

x	yz			
	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	yz
x	0	1	0	1
\bar{x}	1	0	0	1

$$A = \bar{x}\bar{y}z + y\bar{z} + xz$$

x	yz			
	$y\bar{z}\bar{x}$	$\bar{y}z$	$y\bar{z}$	yz
x	1	1	1	0
\bar{x}	1	0	1	0


$$B = \bar{y}\bar{z} + \bar{x}z + yz$$

	$y\bar{z}$	$\bar{y}z$	$y z$	$\bar{y} \bar{z}$
\bar{x}	0	1	0	1
x	1	0	1	1

$$C = x\bar{z} + x y \bar{z} + y\bar{z} + xy$$

	$\bar{y}z$	$y\bar{z}$	$y z$	$\bar{y} \bar{z}$
\bar{x}	0	1	1	1
x	0	1	1	0

$$D = \bar{z} + \bar{x}y$$





Q) Implement the following circuit using

(i)


(i) NMOS

(ii) CMOS

(i) NMOS




(ii)



q) Implement the following Boolean expression using (i) nMOS, (ii) CMOS only

$$(A + B') (A' + B')$$

(i)



(i)

