CSE 2421

Spring, 2020

Homework 2

**Due Date: Friday, March 6, 11:30PM.** Only submissions via Carmen will be accepted without prior approval. To receive credit, solutions must be clearly written or typed and appear in the same order as the questions below.

1. For the six 16 bit values shown below, show what the 32 bit sign extended value would be and what the value truncated to 8 bits would be. Then, for each truncated bit pattern, say whether the value of the original 16 bit representation is preserved or not, and explain how you determined your answer.
   1. 0000 0000 1001 0111 (signed, that is, interpreted as B2T)
      1. 32 bit sign extended value: 0000 0000 0000 0000 0000 0000 1001 0111
      2. 8 bit truncated value: 1001 0111
      3. Does the value change when truncated to 8 bits? Yes.
      4. How did you decide? The sign bit becomes to 1, which means when we truncated to 8 bits, the value becomes negative.
   2. 1111 1111 0110 1010 (unsigned, that is, interpreted as B2U)
      1. 32 bit sign extended value: 1111 1111 1111 1111 1111 1111 0110 1010
      2. 8 bit truncated value: 0110 1010
      3. Does the value change when truncated to 8 bits? Yes.
      4. How did you decide? It is unsigned, every bit count for all 16 bits original binary representation, after we truncated, we are losing values.
   3. 1111 1111 0011 1010 (signed, that is, interpreted as B2T)
      1. 32 bit sign extended value: 1111 1111 1111 1111 1111 1111 0011 1010
      2. 8 bit truncated value: 0011 1010
      3. Does the value change when truncated to 8 bits? Yes.
      4. How did you decide? The sign bit was truncated out after we truncated it to 8 bits, which means when we truncated to 8 bits, the value becomes positive.
   4. 0000 0000 1100 0011 (unsigned, that is, interpreted as B2U)
      1. 32 bit sign extended value: 0000 0000 0000 0000 0000 0000 1100 0011
      2. 8 bit truncated value: 1100 0011
      3. Does the value change when truncated to 8 bits? No.
      4. How did you decide? First 16 bits are 0, therefore, there is no change when the binary represent as unsigned int (since unsigned int does not have a bit represent sign).
   5. 1101 1111 0011 1010 (signed, that is, interpreted as B2T)
      1. 32 bit sign extended value: 1111 1111 1111 1111 1101 1111 0011 1010
      2. 8 bit truncated value: 0011 1010
      3. Does the value change when truncated to 8 bits? Yes.
      4. How did you decide? The sign changed after we truncated to 8 bits.
   6. 0010 0000 1100 0011 (unsigned, that is, interpreted as B2U)
      1. 32 bit sign extended value: 0000 0000 0000 0000 0010 0000 1100 0011
      2. 8 bit truncated value: 1100 0011
      3. Does the value change when truncated to 8 bits? Yes.
      4. How did you decide? We lost a bit after we truncated to 8 bits, therefore, the value changed.
2. Without converting the numbers below to decimal, solve the following arithmetic problems, giving your answers in hexadecimal format. Don't forget that hexadecimal numbers have a "0x" prefix; Decimal numbers do not.
3. 0x51C3

+0x0009

0x51CC

1. 0x50C3

-0x0041

0x5082

1. 0x50C3

+ 65

0x5104

1. 0x51EA

-0x50C3

0x0127

1. 0x7000

-0x0001

0x6FFF

1. 0x6F10

+0x000A

0x6F1A

1. 0x5CF0

+0x001F

0x5D0F

1. 0x5000

-0x0008

0x4FF8

1. For addition of the following 16-bit pair of signed binary values, show the values of carry in, sum, and carry out for each pair of bits in the operands. Assuming that the result must fit in 16 bits, indicate whether there is overflow for this sum. Explain briefly how the hardware (the CPU) can determine whether or not there is overflow.

Carry In 1100 1111 0000 0000

1110 0011 1001 1001

0111 0101 1010 0110

Sum 0101 1001 0011 1111

Carry Out 1110 0111 1000 0000

Overflow not **occurs** in this case, since the most significate carry in and carry out bit is 1.

1. For addition of the following 16-bit pair of **unsigned** binary values, show the values of carry in, sum, and carry out for each pair of bits in the operands. Assuming that the result must fit in 16 bits, indicate whether there is overflow for this sum. Explain briefly how *the hardware (the CPU) can determine* whether or not there is overflow.

Carry In 0000 1111 0111 1110

1010 0011 1001 1001

1001 0101 1010 0111

Sum 0011 1001 0100 0000

Carry Out 1000 0111 1011 1111

Overflow **occurs** in this case, since the carry out from the most significate carry out bit is 1 which is different than carry in bit is 0.

1. Given the following binary value: 1000 1100 0100 0110, convert it to a decimal value for each of the specified integer formats. Show/explain your work.
   1. Integer unsigned (B2U)
   2. Integer signed (B2T)
      1. 1000 1100 0100 0110 (negative, since first bit is 1)
      2. 0111 0011 1011 1001 (flip)
      3. =29626
   3. Integer signed (B2O)
      1. 1000 1100 0100 0110 (negative, since first bit is 1)
      2. 0111 0011 1011 1001 (flip)
      3. =29625
   4. Integer signed (B2S)
      1. 1000 1100 0100 0110 (negative, since first bit is 1)
      2. 000 1100 0100 0110 (remove the sign bit)
      3. -3142
   5. ASCII (what ASCII values are represented?)
      1. ŒF
2. Given the decimal value 567, convert it to the equivalent hexadecimal value for each of the specified formats. If the conversion cannot be done, explain why not. Show/explain your work.
   1. Integer unsigned (B2U)
      1. 567/16=35…7
      2. 35/16=2…3
      3. 2/16=0…2
      4. 0x237
   2. Integer signed (B2T)
      1. 567/16=35…7
      2. 35/16=2…3
      3. 2/16=0…2
      4. 0x237
   3. Integer signed (B2O)
      1. 567/16=35…7
      2. 35/16=2…3
      3. 2/16=0…2
      4. 0x237
   4. Integer signed (B2S)
      1. 567/16=35…7
      2. 35/16=2…3
      3. 2/16=0…2
      4. 0x237
3. Given the decimal value -2459, convert it to the equivalent hexadecimal value for each of the specified formats. If the conversion cannot be done, explain why not. Show/explain your work.
   1. Integer unsigned (B2U)
      1. Unable to convert a negative value
   2. Integer signed (B2T)
      1. It is a negative value
      2. 2459/2=1229…1
      3. 1229/2=614…1
      4. 614/2=307…0
      5. 307/2=153…1
      6. 153/2=76…1
      7. 76/2=38…0
      8. 38/2=19…0
      9. 19/2=9…1
      10. 9/2=4…1
      11. 4/2=2…0
      12. 2/2=1…0
      13. 1/2=0…1
      14. 1001 1001 1011
      15. 0000 1001 1001 1011 (Extend to 16 bits)
      16. 1111 0110 0110 0100 (Flip)
      17. 1111 0110 0110 0101 (Negative value, add 1)
      18. F 6 6 5
      19. 0xF665
   3. Integer signed (B2O)
      1. It is a negative value
      2. 2459/2=1229…1
      3. 1229/2=614…1
      4. 614/2=307…0
      5. 307/2=153…1
      6. 153/2=76…1
      7. 76/2=38…0
      8. 38/2=19…0
      9. 19/2=9…1
      10. 9/2=4…1
      11. 4/2=2…0
      12. 2/2=1…0
      13. 1/2=0…1
      14. 1001 1001 1011
      15. 0000 1001 1001 1011 (Extend to 16 bits)
      16. 1111 0110 0110 0100 (Flip)
      17. F 6 6 4
      18. 0xF664
   4. Integer signed (B2S)
      1. It is a negative value
      2. 2459/2=1229…1
      3. 1229/2=614…1
      4. 614/2=307…0
      5. 307/2=153…1
      6. 153/2=76…1
      7. 76/2=38…0
      8. 38/2=19…0
      9. 19/2=9…1
      10. 9/2=4…1
      11. 4/2=2…0
      12. 2/2=1…0
      13. 1/2=0…1
      14. 1001 1001 1011
      15. 0000 1001 1001 1011 (Extend to 16 bits)
      16. 1000 1001 1001 1011 (Change the first bit to 1)
      17. 8 9 9 B
      18. 0x899B
4. Assume that each of the following five hexadecimal values below is stored as a 32-bit (4-byte) integer value and that these 5 values are being **stored sequentially in memory starting at address 0x3A60**. Show the hex representation of the bytes in memory for both the big endian and little endian byte addressing schemes. Be sure to extend the “**Address**” column specifying the correct address values for each byte of memory needed to store these 5 values. HINT: Assume that integers are stored in 32 bits; 32 bits is 4 bytes, so 5 values at 4 bytes each would be a total of 20 bytes of memory.
   1. 0x**00**EC31C2
   2. 0x5576DBAE
   3. 0x**000**B5219
   4. 0x**000000**AA
   5. 0x**0**4A2E191

The ***beginning*** of your table might look like this:

|  |  |  |
| --- | --- | --- |
| **Address** | **Big Endian** | **Little Endian** |
| 0x3A60 | 00 | C2 |
| 0x3A61 | EC | 31 |
| 0x3A62 | 31 | EC |
| 0x3A63 | C2 | 00 |
| 0x3A64 | 55 | AE |
| 0x3A65 | 76 | DB |
| 0x3A66 | DB | 76 |
| 0x3A67 | AE | 55 |
| 0x3A68 | 00 | 19 |
| 0x3A69 | 0B | 52 |
| 0x3A6A | 52 | 0B |
| 0x3A6B | 19 | 00 |
| 0x3A6C | 00 | AA |
| 0x3A6D | 00 | 00 |
| 0x3A6E | 00 | 00 |
| 0x3A6F | AA | 00 |
| 0x3A70 | 04 | 91 |
| 0x3A71 | A2 | E1 |
| 0x3A72 | E1 | A2 |
| 0x3A73 | 91 | 04 |

1. Assuming that 12 bits are available to store the relevant operand and the result (Show all of your work for full credit):
   1. Show how the compiler can use **subtraction\* and shifting *only*** (that is, no use of multiplication) to determine the result of 15\*60, if 15 is the value of a variable, x, and **60 is a constant** which is known to the compiler at compilation time. Show the bit patterns of both operands in the multiplication, and explain clearly the steps you follow to determine the result. Hint: See the slides on “multiplying by constants”.
      1. 0011 1100 0000
      2. -0000 0011 1100
      3. ------------------------------
      4. 0011 1000 0100
   2. Show how the compiler can use **subtraction\* and shifting *only*** (that is, no use of multiplication) to determine the result of 34\*-56, if 34 is the value of a variable, x, and **-56 is a constant** which is known to the compiler at compilation time. Show the bit patterns of both operands in the multiplication and explain clearly the steps you follow to determine the result. Hint: See the slides on “multiplying by constants” when the constant is ***negative***.
      1. 0001 0001 0000
      2. -1000 1000 0000
      3. ------------------------------
      4. 1000 1001 0000

\*Using negation and addition rather than subtraction is an acceptable alternative.

1. Given x = -39 (i.e. a signed integer encoded in B2T 1101 1001), represented in 8 bits, and y = 2k, determine the values as designated by each column heading (see the signed integer division by 2k slides).

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| k | y | Binary of x right shifted by k | Decimal (x>>k) | x/y (decimal) |
| 0 | 1 | 1101 1001 | 217 | 217 |
| 1 | 2 | 0110 1100 | 108 | 108.5 |
| 2 | 4 | 0011 0110 | 54 | 54.25 |
| 3 | 8 | 0001 1011 | 27 | 27.125 |
| 4 | 16 | 0000 1101 | 13 | 13.5625 |
| 5 | 32 | 0000 0110 | 6 | 6.78125 |

1. Based on the decimal value given in the first column, determine the result for each of the different rounding options specified when rounding to the nearest whole number.

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Value | Round towards zero | |  | Round away from zero | | | Round to nearest | |  |
| -46.97 | -46 |  |  | -47 |  |  | -47 |  |  |
| -50.17 | -50 |  |  | -51 |  |  | -50 |  |  |
| -73.11 | -73 |  |  | -74 |  |  | -73 |  |  |
| 50.41 | 50 |  |  | 51 |  |  | 50 |  |  |
| 76.72 | 76 |  |  | 77 |  |  | 77 |  |  |
| 35.42 | 35 |  |  | 36 |  |  | 35 |  |  |

1. Determine the IEEE standard 32-bit binary representation for each of the following float values: Show all of your work and include a few comments as to what you are doing at each step to get full credit.
   1. 8,018.5
      1. Positive number(S=0)
      2. 8018=1111 1010 1001 0u
      3. 0.5\*2=1.0 1
      4. 0.0\*2=0.0 0
      5. … 0
      6. 0 0
      7. 1111 1010 1001 0.100 0000 0000
      8. e=13
      9. E=e+127=13+127=140=1000 1100u
      10. S E F
      11. 0 1000 0110 111 1010 1001 0100 0000 0000
      12. 0100 0101 1111 1010 1001 0100 0000 0000
   2. -178.7
      1. Negative number(S=1)
      2. 178=1011 0010u
      3. **0.7\*2=1.4 1**
      4. **0.4\*2=0.8 0**
      5. **0.8\*2=1.6 1**
      6. **0.6\*2=1.2 1**
      7. **0.2\*2=0.4 0**
      8. **0.4\*2=0.8 0**
      9. **0.8\*2=1.6 1**
      10. 0.6\*2=1.2 1
      11. 0.2\*2=0.4 0
      12. 0.4\*2=0.8 0
      13. 0.8\*2=1.6 1
      14. 1011 0010. 1011 0011 0011 0011
      15. e=7
      16. E=e+127=134=1000 0110u
      17. S E F
      18. 1 1000 0110 011 0010 1011 0011 0011 0011
      19. 1100 0011 0011 0010 1011 0011 0011 0011
2. Convert each of the following 32 IEEE 754 single precision bit patterns to its corresponding decimal value (the bits are separated into groups of 4 to make interpretation easier). Show all of your work and include a few comments as to what you are doing at each step.
   1. 1100 0001 0001 1110 0000 0000 0000 0000
      1. Negative number (S=1)
      2. E=1000 0010=130
      3. e=130-127=3
      4. F=0011 1100 0000 0000 0000 000
      5. 1001. 1 1100 0000 0000 0000 000
      6. 9.875
      7. -9.875
   2. 0100 0110 0000 1101 0011 1001 1000 0000
      1. Positive number (S=0)
      2. E=1000 1100=140
      3. e=140-127=13
      4. F=0001 1010 0111 0011 0000 000
      5. 10001101001110. 011 0000 000
      6. +9038.375
3. This question focusses on multiplication of signed operands. Perform the multiplication algorithm (Deck 24, Slide 10) using left shifting of a copy of the multiplicand, and addition, to determine whether it gives the correct result for the following examples, using 4 bit operands and a 4 bit result, and show all steps in performance of the algorithm, and then answer the four accompanying questions after each problem. **None of the values below should be considered to be constants.**
   1. Positive multiplicand and negative multiplier (3 \* -2)
      1. Should the result fit in 4 bits?
         * Yes, is in the B2T range which is -8 to 7.
      2. Is the correct result produced?
         * 0 0 1 1
         * \* 1 1 1 0
         * --------------------------
         * 0 0 1 1
         * + 0 0 1 1
         * --------------------------
         * 0 0 1 0
         * 0 0 1 1
         * --------------------------
         * 1 0 1 0
      3. Is there overflow from any of the addition operations (you can simply say if there is overflow from any one or more of them)? How did you determine overflow??
         * There is no overflow from any of them.
      4. If there is overflow from any of the addition operations, does the result you get make sense? (That is, if there is overflow, would you expect to get a valid or invalid answer?) Why or why not?
         * Since there is no overflow from any of them, it is not applicable.
   2. Negative multiplicand and negative multiplier (-3 \* -2)
      1. Should the result fit in 4 bits?
         * Yes, is in the B2T range which is -8 to 7.
      2. Is the correct result produced?
         * 1 1 0 1
         * \* 1 1 1 0
         * --------------------------
         * 1 1 0 1
         * + 1 1 0 1
         * --------------------------
         * 1 1 1 0
         * + 1 1 0 1
         * --------------------------
         * 0 1 1 0
      3. Is there overflow from any of the addition operations (you can simply say if there is overflow from any one or more of them)? How did you determine overflow??
      4. Overflow **occurs** in this case, since the most significant carry in and carry out are not same at last step which is 1.
      5. If there is overflow from any of the addition operations, does the result you get make sense? (That is, if there is overflow, would you expect to get a valid or invalid answer?) Why or why not?
         * Since a negative multiply a negative number, therefore, it becomes to a positive number. Hence, the overflow must occur.

**Note:** Do the intermediate additions one at a time; that is, every time there is a non-zero left-shifted copy of the multiplicand produced by examining the bits in the multiplier, add the left-shifted copy to the prior value of the result. Do not wait and try to add 3 or four left-shifted copies of the multiplicand in one addition operation.