

## NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph


Wenji Fang, Wenkai Li, Shang Liu, Yao Lu, Hongce Zhang, Zhiyao Xie

Hong Kong University of Science and Technology

### Background: Circuit Foundation Model

#### Paradigm Shift of AI for EDA

- Widely adopted: task-specific supervised learning
- New trend: general self-supervised Circuit Foundation Model



#### Netlist Representation Learning (Encoder)


- Most actively explored type of circuit encoders

- Limitation: graph-only for AIG

- Structure over function

- Need functional supervision

- No physical encoding, PPA?




### Method: Multimodal Netlist Encoder

#### NetTAG Overview

- Key idea: fuse local gate text with global structure graph via TAG
- Key advantages:

- Any gate type & multi circuit granularities & func. + phys. tasks

##### Pre-Training



- Key steps: netlist preprocess → pre-training → fine-tuning

#### Process: Netlist as Text-Attributed Graph


- TAG: gate text semantics (local) + circuit graph structure (global)

- Functional: gate symbolic logic expression

- Physical: gate physical characteristic vector


- Advantages:

- Various gate types & structure independence & LLM compatible



#### Model: Multimodal Encode & Pre-train

- Two-phase netlist encoding: gate text (LLM) + circuit graph (GT)
- Two-step multimodal pre-training: functional & physical



### Experimental Results

#### Support Various Largey Different EDA Tasks

- Functional tasks: reasoning earlier RTL function (classification)

##### Task 1: Comb. gate function

- Gate-level

Design	GNN-RE [14]			NetTAG		
	Acc. (%)	Prec. (%)	Recall (%)	F1 (%)	Acc. (%)	Prec. (%)
1	79	82	79	74	97	97
2	96	96	96	96	100	100
3	94	94	94	94	100	100
4	78	83	78	78	100	100
5	91	92	91	90	99	99
6	74	78	74	68	94	94
7	80	80	80	80	84	84
8	89	90	89	87	95	95
9	65	77	65	67	100	100
Avg.	83	86	83	82	97	97
					97	96

- Physical tasks: predicting later layout PPA (regression)

##### Task 2: Seq. state/data register

- Subgraph-level

Design	Task 2		
	REIGNN [15] Sens. (%)	NetTAG Sens. (%)	Acc. (%)
itc1	50	72	100
itc2	100	92	100
chipyard1	30	65	80
chipyard2	30	65	90
vex1	50	74	82
vex2	32	60	86
opencores1	42	73	93
opencores2	37	80	84
Avg.	46	73	90
		90	86

- Subgraph-level

Design	Task 3			
	R	MAPE (%)	R	MAPE (%)
itc1	0.89	13	0.94	9
itc2	0.91	10	0.93	9
chipyard1	0.72	17	0.7	20
chipyard2	0.86	12	0.95	9
vex1	0.94	11	0.93	12
vex2	0.97	18	0.97	9
opencores1	0.99	26	0.92	29
opencores2	0.93	30	0.98	26
Avg.	0.9	17	0.92	15


##### Task 4: Design power/area

- Graph-level

Target Metric†	EDA Tool		GNN*		NetTAG	
	R	MAPE (%)	R	MAPE (%)	R	MAPE (%)
Area w/o opt	0.99	5	0.99	5	0.99	4
Area w/ opt	0.95	34	0.95	18	0.96	11
Power w/o opt	0.99	34	0.99	12	0.99	8
Power w/ opt	0.73	38	0.76	19	0.86	12

### Circuit Foundation Model Scaling Law

- Performance scaling up with model/data size



### Conclusion and Future Work


#### NetTAG: Graph-Only → LLM + Graph Fusion

Paper

Code

#### Future Work

- Integrate NetTAG into LLMs for generative netlist function reasoning



About me