



# Advancing AI for EDA: from Supervised Learning to Circuit Foundation Models

Wenji Fang Advisor: Zhiyao Xie



Hong Kong University of Science and Technology



SRC @ ICCAD

## Overview

- Method: AI for EDA paradigm shift
- Tradition: task-specific supervised learning
- New trend: general Circuit Foundation Model
- Application: key VLSI objectives



## Type I: Supervised Learning

### RTL PPA Evaluation & Optimization


#### Highlights

MasterRTL [ICCAD'23/TCAD'24]

- Coarse-grained overall PPA evaluation

RTL-Timer [DAC'24]

- Fine-grained RTL register slack prediction
- Enable early timing optimization



#### Key Method

- RTL as Boolean operator graphs
- Feature engineering for PPA
- Multi-level ML models for PPA


## Type II: General Circuit Foundation Models

### General RTL & Netlist Encoder

#### Highlights


CircuitFusion [ICLR'25]

- Multimodal RTL encoder for various tasks



NetTAG [DAC'25]

- Multimodal netlist encoder for various tasks



CircuitEncoder [ASP-DAC'25]

- Align cross-stage RTL-netlist encoder


#### Key Method: pretrain-finetune paradigm

- Circuit multimodal self-supervised learning
- Cross-stage RTL-netlist-layout alignment


### EDA Task: PPA Prediction for Opt

Type	Method	Slack	WNS MAPE	TNS MAPE	Power MAPE	R MAPE	Area MAPE
Hardware Task-Specific	RTL-Timer MasterRTL	0.85 N/A	17% 0.9	16% 18%	0.96 0.94	25% 28%	N/A 0.89
Text Encoder	SNS v2	N/A	0.82	22%	N/A	0.76	28%
Software Encoder	NV-Embed-v1	N/A	0.49	17%	0.97	55%	0.85
CodeSage	UnixCoder	N/A	0.46	21%	0.95	44%	0.88
RTL Encoder	CodeT5+ Encoder	N/A	0.55	21%	0.63	43%	0.49
	CodeSage	N/A	0.23	25%	0.86	45%	0.77
	CircuitFusion	<b>0.87</b>	<b>12%</b>	<b>0.91</b>	<b>11%</b>	<b>0.99</b>	<b>15%</b>
					<b>0.99</b>	<b>13%</b>	<b>0.99</b>
						<b>11%</b>	


High correlation in prediction



Better timing distribution



### EDA Task: Functional Reasoning




### LLM for Assertion Generation

#### Highlights

AssertLLM [ASP-DAC'25]

- Automate assertion generation from spec




### Bridge Encoder & LLM Decoder

#### Highlights

GenEDA [ICCAD'25]

- Encoder-Decoder with connectors
- Enable generative function reasoning



### Publications (first-author)

- W. Fang, et al. "GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment." in ICCAD, 2025.
- W. Fang, et al. "NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph." in DAC, 2025
- W. Fang, et al. "CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design." in ICLR, 2025
- W. Fang, et al. "A Self-Supervised, Pre-Trained, and Cross-Stage-Aligned Circuit Encoder Provides a Foundation for Various Design Tasks." in ASP-DAC, 2025
- W. Fang, et al. "Transferable Pre-Synthesis PPA Estimation for RTL Designs With Data Augmentation Techniques." in TCAD, 2024
- W. Fang, et al. "Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization." in DAC, 2024
- W. Fang, et al. "MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design." in ICCAD, 2023
- W. Fang, et al. "r-map: Relating Implementation and Specification in Hardware Refinement Checking." in TCAD, 2023
- Z. Yan\*, W. Fang\*, et al. "A Self-Supervised, Pre-Trained, and Cross-Stage-Aligned Circuit Encoder Provides a Foundation for Various Design Tasks." in ASP-DAC, 2025
- W. Fang, et al. "A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA." in TODAES, under review.

