Verifying Multi-threaded Software using SMT-based Context-Bounded Model Checking


Lucas Cordeiro and Bernd Fischer lucascordeiro@ufam.edu.br





Bounded Model Checking (BMC)

Basic Idea: check negation of given property up to given depth



- transition system M unrolled k times
 - for programs: unroll loops, unfold arrays, ...
- translated into verification condition ψ such that ψ satisfiable iff ϕ has counterexample of max. depth k
- has been applied successfully to verify (embedded) software

BMC of Multi-threaded Software

- concurrency bugs are tricky to reproduce/debug because they usually occur under specific thread interleavings
 - most common errors: 67% related to atomicity and order violations, 30% related to deadlock [Lu et al.'08]
- problem: the number of interleavings grows exponentially with the number of threads and program statements
 - context switches among threads increase the number of possible executions
- two important observations help us:
 - concurrency bugs are shallow [Qadeer&Rehof'05]
 - SAT/SMT solvers produce unsatisfiable cores that allow us to remove logic that is not relevant

Objective of this work

Exploit SMT to improve BMC of multi-threaded software

- exploit SMT solvers to:
 - prune the property and data dependent search space (nonchronological backtracking and conflict clauses learning)
 - remove interleavings that are not relevant by analyzing the proof of unsatisfiability
- propose three approaches to SMT-based BMC:
 - lazy exploration of the interleavings
 - schedule guards to encode all interleavings
 - underapproximation and widening (UW) [Grumberg&et al.'05]
- implement these approaches in ESBMC and evaluate them using multi-threaded applications

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

```
Thread twoStage
                       val1 and val2 should be
1: lock(m1);
                        updated synchronously
2: val1 = 1;
                                                = 0) {
3: unlock(m1);
                                        <del>- атпоск</del>(m1);
4: lock(m2);
5: val2 = val1 + 1;
                             program state;
6: unlock(m2);
                             (value of program counter
                             and program variables)
program counter: 0
                                   15: unlock(m2);
mutexes: m1 = 0 m2 = 0
                                   16: assert(t2 = = (t1+1));
globals: val1 = 0 val2 = 0
locals: t1 = 0
                     t2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1

```
Thread twoStage

1: lock(m1);

2: val1 = 1;

3: unlock(m1);

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
program counter: 1
mutexes: m1 = 1  m2 = 0
globals: val1 = 0  val2 = 0
locals: t1 = 0  t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 2

mutexes: m1 = 1 m2 = 0

globals: val1 = 1 val2 = 0

locals: t1 = 0 t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 3

mutexes: m1 = 0  m2 = 0

globals: val1 = 1  val2 = 0

locals: t1 = 0  t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 7

mutexes: m1 = 1  m2 = 0

globals: val1 = 1  val2 = 0

locals: t1 = 0  t2 = 0
```

```
Thread reader

7: lock(m1);

8: if (val1 == 0) {

9: unlock(m1);

10: return NULL; }

11: t1 = val1;

12: unlock(m1);

13: lock(m2);

14: t2 = val2;

15: unlock(m2);

16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 8

mutexes: m1 = 1 m2 = 0

globals: val1 = 1 val2 = 0

locals: t1 = 0 t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 11

mutexes: m1 = 1 m2 = 0

globals: val1 = 1 val2 = 0

locals: t1 = 1 t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }

11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 12

mutexes: m1 = 0 m2 = 0

globals: val1 = 1 val2 = 0

locals: t1 = 1 t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;

12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4

```
Thread reader
Thread twoStage
                     CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
3: unlock(m1);
                                  9: unlock(m1);
                                  10: return NULL; }
4: lock(m2);
5: val2 = val1 + 1;
                                  11: t1 = val1;
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 4
                                  15: unlock(m2);
mutexes: m1 = 0  m2 = 1
                                  16: assert(t2 = = (t1+1));
globals: val1 = 1 val2 = 0
locals: t1 = 1 t2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4-5

```
Thread reader
Thread twoStage
                    CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
                                  9: unlock(m1);
3: unlock(m1);
                                  10: return NULL; }
4: lock(m2);
                             CS2
5: val2 = val1 + 1;
                                  11: t1 = val1;
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 5
                                  15: unlock(m2);
mutexes: m1 = 0 m2 = 1
                                  16: assert(t2 = = (t1+1));
globals: val1 = 1 val2 = 2
locals: t1 = 1 t2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4-5-6

```
Thread reader
Thread twoStage
                     CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
                                  9: unlock(m1);
3: unlock(m1);
4: lock(m2);
                                  10: return NULL; }
5: val2 = val1 + 1;
                                  11: t1 = val1;
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 6
                                  15: unlock(m2);
mutexes: m1 = 0  m2 = 0
                                  16: assert(t2 = = (t1+1));
globals: val1 = 1 val2 = 2
locals: t1 = 1 t2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4-5-6-13

```
Thread reader
Thread twoStage
                    CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
                                  9: unlock(m1);
3: unlock(m1);
                                  10: return NULL; }
4: lock(m2);
5: val2 = val1 + 1;
                                  11: t1 = val1;
                     CS3
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 13
                                  15: unlock(m2);
mutexes: m1 = 0  m2 = 1
                                  16: assert(t2 = = (t1+1));
globals: val1 = 1 val2 = 2
locals: t1 = 1 t2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4-5-6-13-14

```
Thread reader
Thread twoStage
                     CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
                                  9: unlock(m1);
3: unlock(m1);
                                  10: return NULL; }
4: lock(m2);
5: val2 = val1 + 1;
                                  11: t1 = val1;
                     CS3
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 14
                                  15: unlock(m2);
mutexes: m1 = 1  m2 = 1
                                  16: assert(t2 = = (t1+1));
globals: val1 = 1 val2 = 2
locals: t1 = 1
                     t2 = 2
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4-5-6-13-14-15

```
Thread reader
Thread twoStage
                    CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
                                  9: unlock(m1);
3: unlock(m1);
                                  10: return NULL; }
4: lock(m2);
5: val2 = val1 + 1;
                                  11: t1 = val1;
                     CS3
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 15
                                  15: unlock(m2);
mutexes: m1 = 1  m2 = 0
                                  16: assert(t2 = = (t1+1));
globals: val1 = 1 val2 = 2
locals: t1 = 1 t2 = 2
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #1: 1-2-3-7-8-11-12-4-5-6-13-14-15-16

```
Thread reader
Thread twoStage
1: lock(m1);
                                        lock(m1);
                      CS<sub>1</sub>
2: val1 = 1;
                                         if (val1 == 0) {
                                     9:
                                           unlock(m1);
3: unlock(m1):
  lock
5: val2 interleaving completed, so
6: unlo call single-threaded BMC
                                      ...so try next interleaving
                                     14: +
                                              val2;
program countary 16
                                     15. unlock(m2);
 QF formula is unsatisfiable,
                                     16: assert(t2==(t1+1));
 i.e., assertion holds
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #2:

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 0

mutexes: m1 = 0 m2 = 0

globals: val1 = 0 val2 = 0

locals: t1 = 0 t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #2: 1-2-3

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 3

mutexes: m1 = 0 m2 = 0

globals: val1 = 1 val2 = 0

locals: t1 = 0 t2 = 0
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #2: 1-2-3-7

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

```
program counter: 7

mutexes: m1 = 1  m2 = 0

globals: val1 = 1  val2 = 0

locals: t1 = 0  t2 = 0
```

```
Thread reader

7: lock(m1);

8: if (val1 == 0) {

9: unlock(m1);

10: return NULL; }

11: t1 = val1;

12: unlock(m1);

13: lock(m2);

14: t2 = val2;

15: unlock(m2);

16: assert(t2==(t1+1));
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #2: 1-2-3-7-8-11-12-13-14-15-16

locals: t1 = 1 t2 = 0

```
Thread reader
Thread twoStage
                    CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
                                  9: unlock(m1);
3: unlock(m1);
4: lock(m2);
                                  10: return NULL; }
5: val2 = val1 + 1;
                                  11: t1 = val1;
6: unlock(m2);
                                  12: unlock(m1);
                                  13: lock(m2);
                                  14: t2 = val2;
program counter: 16
                                  15: unlock(m2);
mutexes: m1 = 0 m2 = 0
                                  16: assert(t2==(t1+1));
globals: val1 = 1 val2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #2: 1-2-3-7-8-11-12-13-14-15-16-4

```
Thread reader
Thread twoStage
                    CS<sub>1</sub>
                                  7: lock(m1);
1: lock(m1);
2: val1 = 1;
                                  8: if (val1 == 0) {
3: unlock(m1);
                                  9: unlock(m1);
4: lock(m2);
                                  10: return NULL; }
5: val2 = val1 + 1;
                                  11: t1 = val1;
6: unlock(m2);
                                  12: unlock(m1);
                            CS2 13: lock(m2);
                                  14: t2 = val2;
program counter: 4
                                  15: unlock(m2);
mutexes: m1 = 0  m2 = 1
                                  16: assert(t2==(t1+1));
globals: val1 = 1 val2 = 0
locals: t1 = 1 t2 = 0
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

interleaving #2: 1-2-3-7-8-11-12-13-14-15-16-4-5-6


```
Thread twoStage
                     interleaving completed, so
1: lock(m1);
                     call single-threaded BMC (again)
2: val1 = 1;
3: unlock(m1);
                                          umock(mil)
4: lock(m2);
5: val2 = val1 +
                                      ...so found a bug for a
6: unlock(m2);
                                      specific interleaving
                              CS2
                                    14: +
                                             val2;
                                    15. unlock(m2);
 QF formula is satisfiable,
                                    16: assert(t2==(t1+1));
 i.e., assertion fails
```

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving


... combines

- symbolic model checking: on each individual interleaving
- explicit state model checking: explore all interleavings


Lazy exploration of interleavings – Reachability Tree



Lazy exploration of interleavings – Reachability Tree



Lazy exploration of interleavings – Reachability Tree



- execution paths
- ----> blocked execution paths (*eliminated*)

Lazy approach is naïve but useful

- bugs usually manifest in few context switches [Qadeer&Rehof'05]
- bound the number of context switches allowed per thread
 - number of executions: $O(n^c)$
- exploit which transitions are enabled in a given state
 - reduces number of executions
- keep in memory the parent nodes of all unexplored paths only
- each formula corresponds to one possible interleaving only, its size is relatively small
- ... but can suffer performance degradation:
 - in particular for correct programs where we need to invoke the SMT solver once for each possible execution path

Schedule Recording

Idea: systematically encode all possible interleavings into one formula

- explore reachability tree in same way as lazy approach
- ... but call SMT solver only once
- add a *schedule guard* ts_i for each context switch block i
 (0 < ts_i ≤ #threads)
 - record in which order the scheduler has executed the program
 - SMT solver determines the order in which threads are simulated
- add scheduler guards only to effective statements (assignments and assertions)
 - record effective context switches (ECS)
 - ECS block: sequence of program statements that are executed with no intervening ECS

statements:

twoStage-ECS:

reader-ECS:

```
Thread twoStage
1: lock(m1);
2: val1 = 1;
3: unlock(m1);
4: lock(m2);
5: val2 = val1 + 1;
6: unlock(m2);
```

ECS block

```
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

statements: 1

twoStage-ECS: (1,1)

reader-ECS:

guarded statement can only be executed if statement 1 is scheduled in ECS block 1

```
Thread reader
```

each program statement is then prefixed by a *schedule* $guard ts_i = j$, where:

- *i* is the *ECS block number*
- *j* is the *thread identifier*

```
15: unlock(m2);
16: assert(t2==(t1+1));
```

statements: 1-2 twoStage-ECS: (1,1)-(2,2) reader-ECS:

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1);

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

```
statements: 1-2-3
twoStage-ECS: (1,1)-(2,2)-(3,3)
reader-ECS:
```

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

```
statements: 1-2-3-7
twoStage-ECS: (1,1)-(2,2)-(3,3)
reader-ECS: (7,4)
```

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader
7: lock(m1);  ts<sub>4</sub> == 2
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));
```

statements: 1-2-3-7-8 twoStage-ECS: (1,1)-(2,2)-(3,3) reader-ECS: (7,4)-(8,5)

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader 7: lock(m1); ts_4 == 2
8: if (val1 == 0) { ts_5 == 2
9: unlock(m1); 10: return NULL; } 11: t1 = val1; 12: unlock(m1); 13: lock(m2); 14: t2 = val2; 15: unlock(m2); 16: assert(t2==(t1+1));
```

statements: 1-2-3-7-8-11 twoStage-ECS: (1,1)-(2,2)-(3,3) reader-ECS: (7,4)-(8,5)-(11,6)

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader 7: lock(m1); ts_4 == 2 8: if (val1 == 0) { ts_5 == 2 9: unlock(m1); 10: return NULL; } 11: t1 = val1; ts_6 == 2 12: unlock(m1); 13: lock(m2); 14: t2 = val2; 15: unlock(m2); 16: assert(t2==(t1+1));
```

statements: 1-2-3-7-8-11-12 twoStage-ECS: (1,1)-(2,2)-(3,3) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)

```
Thread twoStage

1: lock(m1); ts_1 == 1

2: val1 = 1; ts_2 == 1

3: unlock(m1); ts_3 == 1

4: lock(m2);

5: val2 = val1 + 1;

6: unlock(m2);
```

```
Thread reader 7: lock(m1); ts_4 == 2 8: if (val1 == 0) { ts_5 == 2 9: unlock(m1); 10: return NULL; } 11: t1 = val1; ts_6 == 2 12: unlock(m1); ts_7 == 2 13: lock(m2); 14: t2 = val2; 15: unlock(m2); 16: assert(t2==(t1+1));
```

```
statements: 1-2-3-7-8-11-12-4
twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)
reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)
```

```
Thread twoStage
                               Thread reader
                  ts_1 == 1
                                                      ts_4 == 2
                               7: lock(m1);
1: lock(m1);
2: val1 = 1; ts_2 == 1
                                8: if (val1 == 0) {
                                                      ts_5 == 2
3: unlock(m1); ts_3 == 1
                                9: unlock(m1);
4: lock(m2); ts_8 == 1
                                10: return NULL; }
                               11: t1 = val1;
5: val2 = val1 + 1;
                                                      ts_6 == 2
                            CS
                                                      ts_7 == 2
6: unlock(m2);
                               ·12: unlock(m1);
                                13: lock(m2);
                                14: t2 = val2;
                                15: unlock(m2);
                                16: assert(t2==(t1+1));
```

```
statements: 1-2-3-7-8-11-12-4-5
twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)
reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)
```

```
Thread twoStage
                                Thread reader
                  ts_1 == 1
                                                       ts_4 == 2
                                7: lock(m1);
1: lock(m1);
2: val1 = 1; ts_2 == 1
                                8: if (val1 == 0) {
                                                       ts_5 == 2
3: unlock(m1); ts_3 == 1
                                9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1
                                11: t1 = val1;
                                                       ts_6 == 2
                                                       ts_7 == 2
6: unlock(m2);
                                ·12: unlock(m1);
                                13: lock(m2);
                                14: t2 = val2;
                                15: unlock(m2);
                                16: assert(t2==(t1+1));
```

```
statements: 1-2-3-7-8-11-12-4-5-6
twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10)
reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)
```

```
Thread twoStage
                                Thread reader
                  ts_1 == 1
                                                       ts_4 == 2
                                7: lock(m1);
1: lock(m1);
2: val1 = 1; ts_2 == 1
                                8: if (val1 == 0) {
                                                       ts_5 == 2
3: unlock(m1); ts_3 == 1
                                9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 CS
                                | 11: t1 = val1;
                                                       ts_6 == 2
                ts_{10} = 1
                                                       ts_7 == 2
6: unlock(m2);
                                -12: unlock(m1);
                                13: lock(m2);
                                14: t2 = val2;
                                15: unlock(m2);
                                16: assert(t2==(t1+1));
```

```
statements: 1-2-3-7-8-11-12-4-5-6-13
twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10)
reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)
```

```
Thread twoStage
                                Thread reader
                  ts_1 == 1
                                                      ts_4 == 2
                               7: lock(m1);
1: lock(m1);
2: val1 = 1; ts_2 == 1
                                8: if (val1 == 0) {
                                                      ts_5 == 2
3: unlock(m1); ts_3 == 1
                                9: unlock(m1);
4: lock(m2); ts_8 == 1
                                10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 CS | 11: t1 = val1;
                                                      ts_6 == 2
                                                      ts_7 == 2
6: unlock(m2); ts_{10} = 1
                               -12: unlock(m1);
                                                      ts_{11} = 2
                               -13: lock(m2);
                         CS
                                14: t2 = val2;
                                15: unlock(m2);
                                16: assert(t2==(t1+1));
```

statements: 1-2-3-7-8-11-12-4-5-6-13-14 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)-(14,12)

```
Thread twoStage
                                 Thread reader
                   ts_1 == 1
                                                        ts_4 == 2
                                7: lock(m1);
1: lock(m1);
                                 8: if (val1 == 0) {
                                                        ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                                 9: unlock(m1);
4: lock(m2); \leftarrow ts_8 == 1
                                 10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 CS | 11: t1 = val1;
                                                        ts_6 == 2
6: unlock(m2); ts_{10} = 1
                                                        ts_7 == 2
                                -12: unlock(m1);
                                                        ts_{11} = 2
                                13: lock(m2);
                          CS
                                                        ts_{12} = 2
                                 14: t2 = val2;
                                 15: unlock(m2);
                                 16: assert(t2==(t1+1));
```

statements: 1-2-3-7-8-11-12-4-5-6-13-14-15

twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10)

reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)-(14,12)-(15,13)

```
Thread twoStage
                               Thread reader
                 ts_1 == 1
                                                     ts_4 == 2
1: lock(m1);
                              7: lock(m1);
                               8: if (val1 == 0) {
                                                     ts_5 == 2
2: val1 = 1; ts_2 == 1
3: unlock(m1); ts_3 == 1
                               9: unlock(m1);
4: lock(m2); ts_8 == 1
                               10: return NULL; }
5: val2 = val1 + 1; ts_9 = 1 CS | 11: t1 = val1;
                                                     ts_6 == 2
6: unlock(m2); ts_{10} = 1
                              -12: unlock(m1);
                                                    ts_7 == 2
                                                    ts_{11} = 2
                              13: lock(m2);
                        CS
                               14: t2 = val2; ts_{12} = 2
                                                    ts_{13} = 2
                               15: unlock(m2);
                               16: assert(t2==(t1+1));
```

statements: 1-2-3-7-8-11-12-4-5-6-13-14-15-16

twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10)

reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)-(14,12)-(15,13)-(16,14)

```
Thread twoStage
                                Thread reader
                  ts_1 == 1
                                                      ts_4 == 2
1: lock(m1);
                               7: lock(m1);
2: val1 = 1; ts_2 == 1
                                8: if (val1 == 0) {
                                                      ts_5 == 2
                                9: unlock(m1);
3: unlock(m1): ts_2 = =
                                   return NULL; }
   interleaving completed, so
                                                      ts_6 == 2
                                   t1 = val1;
   build constraints for interleaving
                                    unlock(m1);
                                                      ts_7 == 2
6: |
   (but do not call SMT solver)
                                                      ts_{11} = 2
                                ್: lock(m2);
                                14: t2 = val2; ts_{12} = 2
                                15: unlock(m2); ts_{13} = 2
                                16: assert(t2==(t1+1)); ts_{14}== 2
```


statements: 1-2-3-7-8-11-12-13-14-15-16-4-5-6

twoStage-ECS: (1,1)-(2,3)-(3,4)-(4,12)-(5,13)-(6,14)

reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,8)-(14,9)-(15,10)-(16,11)

```
Thread twoStage
                               Thread reader
                  ts_1 == 1
                                                     ts_4 == 2
1: lock(m1);
                              7: lock(m1);
                               8: if (val1 == 0) {
                                                    ts_5 == 2
2: val1 = 1; ts_2 == 1
                               9: unlock(m1);
3: unlock(m1);
              ts_3 == 1
                               10: return NULL; }
4: lock(m2); ts_{12} = 1
5: val2 = val1 + 1; ts_{13} = 1
                                                     ts_6 == 2
                               11: t1 = val1;
                  ts_{14} = 1
                                                    ts_7 == 2
6: unlock(m2);
                               12: unlock(m1);
                                                    ts_8 == 2
                               13: lock(m2);
                                                   ts_9 == 2
                               14: t2 = val2;
                               15: unlock(m2); ts_{10} = 2
                               16: assert(t2==(t1+1)); ts_{11}== 2
```

Schedule Recording: Execution Paths



Observations about the schedule recoding approach

- systematically explore the thread interleavings as before, but:
 - add schedule guards to record in which order the scheduler has executed the program
 - encode all execution paths into one formula
 - bound the number of context switches
 - > exploit which transitions are enabled in a given state
- number of threads and context switches grows very large quickly, and easily "blow-up" the solver:
 - there is a clear trade-off between usage of time and memory resources

Under-approximation and Widening

Idea: check models with an increased set of allowed interleavings [Grumberg&et al.'05]

 start from a single interleaving (under-approximation) and widen the model by adding more interleavings incrementally

Main steps of the algorithm:

- 1. encode control literals ($cl_{i,i}$) into the verification condition ψ
 - \triangleright cl_{i,i} where *i* is the ECS block number and *j* is the thread identifier
- 2. check the satisfiability of ψ (stop if ψ is satisfiable)
- 3. extract proof objects generated by the SMT solver
- 4. check whether the proof depends on the control literals (stop if the proof does not depend on the control literals)
- 5. remove literals that participated in the proof and go to step 2

UW Approach: Running Example

- use the same guards as in the schedule recording approach as control literals
 - but here the schedule is updated based on the information extracted from the proof

```
Thread twoStage 1: lock(m1); cl_{1,twoStage} \rightarrow ts_1 == 1 2: val1 = 1; cl_{2,twoStage} \rightarrow ts_2 == 1 3: unlock(m1); cl_{3,twoStage} \rightarrow ts_3 == 1 4: lock(m2); cl_{8,twoStage} \rightarrow ts_8 == 1 5: val2 = val1 + 1; cl_{9,twoStage} \rightarrow ts_9 == 1 6: unlock(m2); cl_{10,twoStage} \rightarrow ts_{10} == 1
```

- reduce the number of control points from m x n to e x n
 - m is the number of program statements; n is the number of threads, and e is the number of ECS blocks

Evaluation

Comparison of the Approaches

- Goal: compare efficiency of the proposed approaches
 - lazy exploration
 - schedule recording
 - underapproximation and widening
- Set-up:
 - ESBMC v1.15.1 together with the SMT solver Z3 v2.11
 - support the logics QF_AUFBV and QF_AUFLIRA
 - standard desktop PC, time-out 3600 seconds


	Module	_#L	#T	#P	В	#C-	number of context			
	lines of code		26	7 26		2	Frar switches			
2			_27	27 27 2			ripani file system with array			
	number of t	thread	ds				number of BMC hash			
3	indexer_or	, ,	٠,٠		29	4	unrolling steps			
4	aget-0.4_bad	1233				umber of tor				
5	bzip2smp_ok	6366		prope	erties	npressor				
6	reorder_bad	84	10	7	10	11	Data race			
7	twostage_bad	128	100	13	100	4	Atomicity violation			
8	wronglock_bad	110	8	8	8	8	Wrong lock acquisition order			
9	exStbHDMI_ok	1060	2	24	16	20	Configures the HDMI device			
10	exStbLED_ok	425	2	45	10	10	Front panel LED display			
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated			
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark			

	Module	# Inspect				C	Description		
1	fsbench_ok		ber	ichma	ark	2	Frangipani file system		
2	fsbench_bad	00		suite		2	Frangipani file system with array out of bounds		
3	indexer_ok	77	13	21	129	4	Insert messages into a hash table concurrently		
4	aget-0.4_bad	1233	3	279	200	2	Multi-threaded download accelerator		
5	bzip2smp_ok	6366	3	8568	1	9	Data compressor		
6	reorder_bad	84	10	7	10	11	Data race		
7	twostage_bad	128	100	13	100	4	Atomicity violation		
8	wronglock_bad	110	8	8	8	8	Wrong lock acquisition order		
9	exStbHDMI_ok	1060	2	24	16	20	Configures the HDMI device		
10	exStbLED_ok	425	2	45	10	10	Front panel LED display		
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated		
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark		

	Module	#L	#T	#P	В	#C	Description
1	fsbench_ok	81	26	47	26	2	Frangipani file system
2	fsbench_bad	80	27	48	27	2	Frangipani file system with array out of bounds
3	indexer_ok	VV-lab benchmark suite				4	Insert messages into a hash table concurrently
4	aget-0.4_bad					2	Multi-threaded download accelerator
5	bzip2smp_ok	6,3	3	8568	1	9	Data compressor
6	reorder_bad /	84	10	7	10	11	Data race
7	twostage_bad	128	100	13	100	4	Atomicity violation
8	wronglock_bad	110	8	8	8	8	Wrong lock acquisition order
9	exStbHDMI_ok	1060	2	24	16	20	Configures the HDMI device
10	exStbLED_ok	425	2	45	10	10	Front panel LED display
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark

	Module	#L	#T	#P	В	#C	Description		
1	fsbench_ok	81	26	47	26	2	Frangipani file system		
2	fsbench_bad	80	27	48	27	2	Frangipani file system with array out of bounds		
3	indexer_ok	77	13	21	129	4	Insert messages into a hash table concurrently		
4	aget-0.4_bad	1233	3	279	200	2	Multi-threaded download		
5	bzip2smp_ok	Set-top box ata compressor							
6	reorder_bad	applications from NXP ata race					ata race		
7	twostage_bad	S	emic	condu	ctor	S	comicity violation		
8	wronglock_bad	1/	6	8	8	8	Wrong lock acquisition order		
9	exStbHDMI_ok	1	2	24	16	20	Configures the HDMI device		
10	exStbLED_ok /	425	2	45	10	10	Front panel LED display		
11	exStbThumb_bad	1109	2	249	2	1	Demonstrate how thumbnail images can be manipulated		
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark		

	Module	#L	#T	#P	В	#C	Description		
1	fsbench_ok	81	26	47	26	2	Frangipani file system		
2	fsbench_bad	80	27	48	27	2	Frangipani file system with array out of bounds		
3	indexer_ok	77	13	21	129	4	Insert messages into a hash table concurrently		
4	aget-0.4_bad	1233	3	279	200	2	Multi-threaded download accelerator		
5	bzip2smp_ok	0000	2	0500	4	0	potessor		
6	reorder_bad	lt	is u	the					
7	twostage_bad	sca	labili	ty of	multi	i-thr	eaded iolation		
8	wronglock_bad	sof	twa	e ver	ifica	tion	tools acquisition order		
9	exStbHDMI_ok			Ghafa	ri 20	10]	the HDMI device		
10	exStbLED_ok	42		45	10	10	Front panel LED display		
11	exStbThumb_bad	1 09	2	249	2	1	Demonstrate how thumbnail images can be manipulated		
12	micro_10_ok	1171	10	10	1	17	synthetic micro-benchmark		



Comparison of the approaches (1)

(lazy encoding often	en 🖳							
more efficient that		Lazy		Sche	dule	UW		
schedule recording		Result	#FI/#I	Time	Result	Time	Result	Iter
fspen	282	+	0/676	304	+	301	/+ / /	~ 1
fsbench_bad	<1	+	729/729	360	+	786		2
indexer_ok	595	+ 	0/17160	 2 2 0		218	+	1
aget-0.4_bad	137	+	+/1-	127	+	_125	+	1
bzip2smp_ok	1800	+	0/1294	MO	-	MO	i 1 1	. 1
reorder_bad	<1	+	1/154574	MO	-	MO	-	7,
twostage_bad	88	+	1/139	93	+	195	+	5
wronglock_bad	90	+	6/104015	MO	-	MO	11	1
exStbHDMI_ok	229	+ 	 0/ 1	<mark> 2</mark> 26	\ 	213	+	1
exStbLED_ok	73	+	0/11	73	+	787	+	1
exStbThumb_bad	95	±	3/3	14	+_	12	+	1
micro_10_ok	254	+	0/29260	MO	-	MO		てして

Comparison of the approaches (2)

lazy encoding of	ten more	azy		Sche	dule	UW		
recording and U		sult	#FI/#I	Time	Result	Time	Result	Iter
not alway	/S	+	0/676	304	+	301	+	1
fsbench_	<1	_ +	- 729/729	360	 - 	_ 786	+	2
indexer_ok	595	+	0/17160	220	+	218	4	1
aget-0.4_bad	137	+	1/1	127	+	125	4	1
bzip2smp_ok	1800	+	- 0 / 129 4	- MO		МО	1	1
reorder_bad	<1	+	1/154574	МО	ı	МО	1	1
twostage_bad	88	+	1/139	93	+	195	+	5
wronglock_bad	90 _	-+	-6/104015	MO	 - - -	OM -	, ,	1
exStbHDMI_ok	229	+	0/1	226	+	213	 - +	1
exStbLED_ok	73	_ ±	0/11	73	+	787	+	1
exStbThumb_bad_	95	+	3/3	14	+	12	, +	1
micro_10_ok	254	+	0/29260	- <u>M</u> O.		MO	-	1

the approaches (3)

lazy encoding is extremely fast for

satisfiable insta	ances	Lazy		Sche	dule	UW		
Module	Se les	Result #FI/#I		Time	Result	Time	Result	Iter
fsbench_ok	282	±	0/676	304	+_	301	+	1
fsbench_bad	<1	+	729/729	360	+	786	, +	2
indexer_ok	595	+	0/17160	220		218	+	1
aget-0.4_bad	137	+	1/1	127	+	125	+	1
bzip2smp_ok	1800	 - +	0/1294	<u> </u>	 - - -	МО	1	1
reorder_bad	<1	+	1/154574	MO	-	MO	1	1
twostage_bad (88	+	1/139	93	+	195	+	5
wronglock_bad	90	+	6/104015	MO	1	MO		1
exStbHDMI_ok	229	+	 0 / 1-	- 22 6	+	213	+	1
exStbLED_ok	73	+	0/11	73	+	787	+	1
exStbThumb_bad	95	+	3/3	14	+	12	+	1
micro_10_ok	254	+	0/29260	МО	-	МО	-	1

Comparison to CHESS [Musuvathi and Qadeer]

- CHESS (v0.1.30626.0) is a concurrency testing tool for C# programs; also works for C/C++ (Windows API).
 - implements iterative context-bounding
 - requires unit tests that it repeatedly executes in a loop, exploring a different interleaving on each iteration
 - performs state hashing based on a happens-before graph
 - avoids exploring the same state repeatedly
- Goal: compare efficiency of the approaches
 - on identical verification problems taken from standard benchmark suites of multi-threaded software

CHESS is effective for programs where there are a small number of threads

SS [Musuvathi and Qadeer]

small number of threads				CH	HESS	Lazy		
		В	C	Time	Tests	Time	#FI/#I	
reorder_4_bad (35)	4	4	5	98	130000	<1	1/82	
reorder_5_bad (4,1)	5	5	6	<u> </u>	429000	- - <1	1/277	
reorder_6_bad (5,1)	6	6	7	TO	396000	<1	1/853	
reorder_6_bad (5,1)	6	6	8	TO	371000	<1	1/2810	
reorder_6_bad (5,1)	6	6	9	TO	_367000	<1_	1/8124	
twostage_4_bad (3,1)_	4	4	4	215	27000	2	1/42	
twostage_5_bad (4,1)	5	5	4	10	384000	2	1/44	
twostage_6_bad (5,1)	6	6	4	TO	366000	2	1/45	
wronglock_4_bad (1,3)	4	4	8	21	3000	5	2/489	
wronglock_5_bad (1,4)	5 <mark> </mark>	5	8	724	93000	10	<u>3</u> /2869	
wronglock_6_bad (1,5)	6	6	8	TQ.	356000	<u>1</u> 8	4/12106	
micro_2_ok (100)<	2	1	2	316	35855	<1	0/4	
micro_2_ok (100)	2	7	17	-10	40000	1095	0/131072	

CHESS is effective for programs where there are a small number of threads, but it does not scale that well and consistently runs out of time when we increase the number of threads

[Musuvathi and Qadeer]

Tests

Lazy

#FI/#I

Time

CHESS

Time

ıt of time when we incre			111116	10313	111116	#1 1/#1	
e number of threads	e number of threads				130000	<1	1/82
reorder_5_bad (4,1)	- 5	5	6	ТО	429000	<1	1/277
reorder_6_bad (5,1)	6	6	7	TO	396000	<1	1/853
reorder_6_bad (5,1)	6	6	8	ТО	371000	<1	1/2810
reorder_6_bad (5,1)	6	4	9	TO	367000	<1_	178124
twostage_4_bad (3,1)	4	4	4	215	27000	2	1/42
twostage_5_bad (4,1)	5	5	4	TO	384000	2	1/44
twostage_6_bad (5,1)	6 ₁	6	4	TO	366000	2	1/45
wronglock_4_bad (1,3)	4	4	8	21	3000	5	2/489
wronglock_5_bad (1,4)	5	5	8	7 <u>2</u> 4	93000	_ 10	3/2869
wronglock_6_bad<(1,5)	6	6	8	TO	356000	18	4/12106
micro_2_ok (100)	2	1	2	316	35855	<1	0/4
micro_2_ok (100)<	2	1	17	TO	40000	1095	0/131072

Results

- lazy, schedule recording, and UW algorithms
 - lazy: check constraints lazily is fast for satisfiable instances and to a lesser extent even for safe programs
 - ⇒ it has not been described or evaluated in the literature
 - schedule recording: the number of threads and context switches can grow quickly (and easily "blow-up" the model checker)
 - ⇒ combines symbolic with explicit state space exploration
 - UW: memory overhead and slowdowns to extract the unsat core
 - ⇒ it has not been used for BMC of multi-threaded software

Future Work

- fault localization in multi-threaded C programs
- verify real-time software using SMT techniques
- interpolants to prove non-interference of context switches