## Formal Verification with SymbiYosys and Yosys-SMTBMC

Clifford Wolf

# Availability of various EDA tools for students, hobbyists, enthusiasts

- FPGA Synthesis
  - Free to use:
    - Xilinx Vivado WebPack, etc.
  - Free and Open Source:
    - Yosys + Project IceStorm
    - VTR (Odin II + VPR)
- HDL Simulation
  - Free to use:
    - Xilinx XSIM, etc.
  - Free and Open Source:
    - Icarus Verilog, Verilator, etc.

- Formal Verification
  - Free to use:
    - ???
  - Free and Open Source:
    - ??? \*

.. and people in the industry are complaining they can't find any verification experts to hire!

<sup>\*</sup> I know of one tool (other than Yosys) that claims to fit in this category, but its so-called Verilog front-end is (1) closed source and (2) segfaults on any input except the most trivial examples.

## Yosys, Yosys-SMTBMC, SymbiYosys

#### Yosys

- FOSS Verilog Synthesis tool and more
- highly flexible, customizable using scripts
  - Formal Verification (Safety Properties, Liveness Properties, Equivalence, Coverage)
  - FPGA Synthesis for iCE40 (Project IceStorm), Xilinx 7-series (Vivado for P&R), GreenPAK4 (OpenFPGA), Gowin Semi FPGAs, MAX10, ...
  - ASIC Synthesis (full FOSS flows: Qflow, Coriolis2)

#### Yosys-SMTBMC

 A flow with focus on verification of safety properties using BMC and kinduction, using SMT2 circuit descriptions generated by Yosys

#### SymbiYosys

- A unified front-end for many Yosys-based formal verification flows

## Verification of safety properties

- Given is a (Verilog) HDL design with
  - Safety properties specified using (immediate) SystemVerilog assertions and assumptions.
  - Constraints for initial state, such as initial values for (some) registers.

#### Flow may return

- **PASS**: No state reachable from initial state violates any assertions.
- FAIL: A state reachable within k steps from initial state violates some assertions (k is a user-defined parameter). The flow also produces a counter-example trace (e.g. in VCD format).
- UNKNOWN: Solver returns a possible counter-example of k time steps that do not violate assertions followed by a state that does. This counter-example does not start with an initial state. The user must decide if the counter-example represents a reachable sequence and must strengthen the assertions accordingly.

#### Applications:

- Prove correctness of design (requires full formal spec and complete proof)
- Bughunting (works also with partial spec and bounded proof may suffice)

## SAT and SMT solvers

- SAT solvers find variable assignments that solve boolean formulas. Usually the boolean formula is specified as an equisatisfiable set of CNF clauses.
- SMT solvers extend SAT by adding theories beyond boolean formulas. For example
  - BitVectors, uninterpreted functions, arrays
  - Formulas over unbound integers and/or reals
  - Quantifiers (for-all, exists)
- SMT solvers also use more convenient input languages than SAT solvers (SMT-LIB 2.5 instead of CNF clauses).
- For circuit analysis SAT and SMT solvers can be used to answer questions like:

"Given a circuit, is there a state with property A that is followed by (has a valid transition to) another state with property B."


However, things can become much more difficult if we want to limit our search to states that are (directly or indirectly) reachable from a set of *initial states*.

## State diagrams


- Using SAT or SMT solvers, we search for sequences of states, matching certain criteria, for example:
  - A state that must be a valid initial state, followed by a state that does not violate an assertion, followed by a state that does.
- Sadly we cannot easily constrain this search by reachability of states!
  - If we could, verification of safety properties would be trivial.
- In the following slides, we will represent abstract states using circles, and state transitions using arrows:
- Initial states:
- Reachable states (informal):
- Unreachable states (informal):
- States violating assertions (aka "bad" states):

We are trying to prove that no reachable bad state exists:


# Are the bad states reachable from the initial states?




# Are the bad states reachable from the initial states?



# Are the bad states reachable from the initial states?




## Bounded Model Check (BMC)



BMC proves that no bad state is reachable within k cycles.

## k-Induction



k-induction proves that a sequence of k non-bad states is always followed by another non-bad state. The k used for induction must be  $\leq$  the k used in BMC for a valid complete proof.

## **Typical Workflow**

#### Step 1: Run Bounded Check


- FAIL → Fix design, add assumptions, or loosen asserts
- PASS → So far so good. Proceed to step 2

#### Step 2: Run Induction Proof


- FAIL → Investigate counterexample: Is it reachable? \*
  - REACHABLE → Fix design, add assumptions, or loosen asserts
  - UNREACHABLE → Add restrictions, strengthen asserts, or increase induction length
- PASS → Do you want more asserts in your design?
  - YES → Reduce induction length or remove restrictions.
  - NO → You are done.

<sup>\*</sup> Counterexample is always unreachable when induction succeeds with a larger induction length.


## Workflow example: Step 1: BMC (k=5, PASS)



## Step 2: k-Induction (k=5, FAIL)




# Solution: Add new assertion to break the loop




2-3-4 are also possible loops. Increasing k would not help.


# Solution: Add one more assertion Now k-induction is UNSAT (PASS)



# SymbiYosys flow with Yosys-SMTBMC



# SymbiYosys flow with AIGER model checker



### Hello World

#### hello.v

```
module hello (
  input clk, rst,
  output [3:0] cnt
);
  reg [3:0] cnt = 0;
  always @(posedge clk) begin
    if (rst)
      cnt <= 0;
    else
      cnt <= cnt + 1;
  end
`ifdef FORMAL
  assume property (cnt != 10);
  assert property (cnt != 15);
`endif
endmodule
```

#### hello.sby

```
[options]
mode prove
depth 10

[engines]
smtbmc z3

[script]
read_verilog -formal hello.v
prep -top hello

[files]
hello.v
```

## Hello World

```
$ sby -f hello.sby
SBY [hello] Removing direcory 'hello'.
SBY [hello] Copy 'hello.v' to 'hello/src/hello.v'.
SBY [hello] engine 0: smtbmc z3
SBY [hello] engine 0.basecase: finished (returncode=0)
SBY [hello] engine 0: Status returned by engine for basecase: PASS
SBY [hello] engine 0.induction: finished (returncode=0)
SBY [hello] engine 0: Status returned by engine for induction: PASS
SBY [hello] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY [hello] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY [hello] summary: engine 0 (smtbmc z3) returned PASS for basecase
SBY [hello] summary: engine 0 (smtbmc z3) returned PASS for induction
SBY [hello] summary: successful proof by k-induction.
SBY [hello] DONE (PASS, rc=0)
```

- The sby option -f causes sby to remove the output directory if it already exists.
- The output directory contains all relevant information, including copies of the HDL design files.

# Yosys Formal Verilog Specs assert(), assume(), restrict()

 Yosys does not support SVA properties! Only immediate assertions, plus some convenient non-standard Verilog features.

```
assert(expression);
```

- Error if the expression evaluates to false

```
assume(expression);
```

- Simulation: Error if expression evaluates to false
- Verification: Only consider traces where expression is true

```
restrict(expression);
```

- Simulation: Ignored.
- Verification: Only consider traces where expression is true
- When to use assume(), when restrict()?
  - Use assume() if your asserts depend on it, use restrict() when it's just there to help with the proof, but the asserts would hold without it.

### Fairness and Liveness

- if (req) assume(s\_eventually resp);
   Assume the LTL spec "G (req → F resp)"
- if (req) assert(s\_eventually resp);
  - Assert the LTL spec "G (req → F resp)"

 Fairness and Liveness is only supported in AIGER-based flows at the moment.

### Free Variables

- wire [7:0] cmd = \$anyseq;
  - Behaves like an additional primary input
- wire [7:0] cmd = \$anyconst;
  - Behaves like an additional primary input that is latched in the first cycle.
- rand reg [7:0] cmd;
- rand const reg [7:0] cmd;
  - For improved SV compatibility (only valid SV in checker ...
     endchecker block, Yosys supports it everywhere)

```
module fib (
     input clk, pause, start,
     input [3:0] n,
     output reg busy, done,
     output reg [9:0] f
);
     reg [3:0] count;
     req [9:0] q;
     initial begin
          done = 0;
          busy = 0;
     end
     always @(posedge clk) begin
          done \leq 0;
          if (!pause) begin
               if (!busy) begin
                    if (start)
                        busy <= 1;
                    count <= 0;
                    q <= 1;
                    f <= 0;
              end else begin
                    q <= f;
                    f \le f + q;
                    count <= count + 1;</pre>
                    if (count == n) begin
                        busy <= 0;
                        done \leq 1;
                    end
               end
          end
     end
```

### fib.v

```
`ifdef FORMAL
    always @(posedge clk) begin
         if (busy) begin
              assume (!start);
              assume ($stable(n));
         end
         if (done) begin
              case ($past(n))
                   0: assert (f == 1);
                   1: assert (f == 1);
                   2: assert (f == 2);
                   3: assert (f == 3);
                   4: assert (f == 5);
                   5: assert (f == 8);
              endcase
              cover (f == 13);
              cover (f == 144);
              cover (past(n) == 15);
         end
         assume (s eventually !pause);
         if (start && !pause)
              assert (s eventually done);
    end
`endif
endmodule
```

## fib\_{prove,live,cover}.sby

#### fib prove.sby

```
[options]
mode prove

[engines]
abc pdr

[script]
read_verilog -formal fib.v
prep -top fib

[files]
fib.v
```

#### fib live.sby

```
[options]
mode live

[engines]
aiger suprove

[script]
read_verilog -formal fib.v
prep -top fib

[files]
fib.v
```

#### fib cover.sby

```
[options]
mode cover
append 10

[engines]
smtbmc z3

[script]
read_verilog -formal fib.v
prep -top fib

[files]
fib.v
```

Prove safety properties in fib.v using IC3 (pdr).

Prove liveness properties in fib.v. This assumes that safety properties are already proven.

Create a trace for each cover statement in the design (and check asserts for that trace). Add 10 additional time steps after the cover statement has been reached.

### parcase.v

module parcase (input clk, A, B, C, D, E, BUG, output reg Y);

```
always @(posedge clk) begin
       Y <= 0;
       if (A != B || BUG) begin
           (* parallel case *)
           case (C)
               A: Y \leq D;
               B: Y \leq E;
           endcase
       end
   end
                      [script]
endmodule
                      read verilog -formal parcase.v
                      prep -top parcase
                      assertpmux
                      $ sby -f parcase.sby
                      ... Assert failed in parcase: parcase.v:6
                      SBY [parcase] DONE (FAIL)
```

### memcmp.v

```
module memory1 (
    input clk,
    input [3:0] wstrb,
    input [15:0] waddr,
    input [15:0] raddr,
    input [31:0] wdata,
   output [31:0] rdata
);
   reg [31:0] mem [0:2**16-1];
   reg [15:0] buffered raddr;
    // "transparent" read
   assign rdata = mem[buffered raddr];
    always @(posedge clk) begin
       if (wstrb[3]) mem[waddr][31:24] <= wdata[31:24];
       if (wstrb[2]) mem[waddr][23:16] <= wdata[23:16];
        if (wstrb[1]) mem[waddr][15: 8] <= wdata[15: 8];
       if (wstrb[0]) mem[waddr][ 7: 0] <= wdata[ 7: 0];
       buffered raddr <= raddr;</pre>
   end
endmodule
```

### memcmp.v

```
module memory2 (
     input clk,
     input [3:0] wstrb,
     input [15:0] waddr,
     input [15:0] raddr,
     input [31:0] wdata,
     output [31:0] rdata
);
    reg [31:0] mem [0:2**16-1];
    reg [31:0] buffered wdata;
     reg [31:0] buffered rdata;
    reg [3:0] buffered wstrb;
    reg waddr is not raddr;
    wire [31:0] expanded wstrb = {{8{wstrb[3]}}, {8{wstrb[2]}}, {8{wstrb[1]}}, {8{wstrb[0]}}};
    wire [31:0] expanded buffered wstrb = {{8{buffered wstrb[3]}}, {8{buffered wstrb[2]}},
                                              {8{buffered wstrb[1]}}, {8{buffered wstrb[0]}}};
     assign rdata = waddr is not raddr ? buffered rdata :
               (buffered wdata & expanded buffered wstrb)
               (buffered rdata & ~expanded buffered wstrb);
     always @(posedge clk) begin
         mem[waddr] <= (wdata & expanded wstrb) | (mem[waddr] & ~expanded wstrb);</pre>
         buffered wstrb <= wstrb;</pre>
         buffered wdata <= wdata;</pre>
         buffered rdata <= mem[raddr];</pre>
         waddr is not raddr <= waddr != raddr;</pre>
     end
endmodule
```

### memcmp.v

```
module memcmp (
    input clk,
    input [3:0] wstrb,
    input [15:0] waddr,
    input [15:0] raddr,
    input [31:0] wdata,
    output [31:0] rdatal,
    output [31:0] rdata2
);
    memory1 mem1 (
        .clk (clk ), .wstrb(wstrb ),
        .waddr(waddr ), .raddr(raddr ),
        .wdata(wdata ), .rdata(rdata1)
    );
    memory2 mem2 (
        .clk (clk ), .wstrb(wstrb ),
        .waddr(waddr ), .raddr(raddr ),
        .wdata(wdata ), .rdata(rdata2)
    );
endmodule
```

#### memcmp.smtc

```
initial
assume (= [mem1.mem] [mem2.mem])

always 1
assert (= [mem1.mem] [mem2.mem])
assert (= [rdata1] [rdata2])
```

#### memcmp.sby

```
[options]
mode prove
smtc memcmp.smtc
depth 10

[script]
read_verilog -formal memcmp.v
prep -nordff -top memcmp
...
```

```
module memory (
                                          memcheck.v
        input clk, we,
        input [31:0] addr,
        input [7:0] wdata,
        output reg [7:0] rdata
);
        reg [7:0] bank 0 [0:2**30-1];
        reg [7:0] bank 1 [0:2**30-1];
        reg [7:0] bank 2 [0:2**30-1];
        reg [7:0] bank 3 [0:2**30-1];
        always @(posedge clk) begin
                case (addr[1:0])
                        2'b 00: begin
                                rdata <= bank 0[addr >> 2];
                                if (we) bank 0[addr >> 2] <= wdata;
                        end
                        2'b 01: begin
                                rdata <= bank 1[addr >> 2];
                                if (we) bank 1[addr >> 2] <= wdata;
                        end
                        2'b 10: begin
                                rdata <= bank 2[addr >> 1]; // <- BUG
                                if (we) bank 2[addr >> 2] <= wdata;
                        end
                        2'b 11: begin
                                rdata <= bank 3[addr >> 2];
                                if (we) bank 3[addr >> 2] <= wdata;
                        end
                endcase
        end
endmodule
```

```
module memcheck (
        input clk, we,
                                      memcheck.v
        input [31:0] addr,
        input [7:0] wdata,
        output [7:0] rdata
);
       memory uut (
                                                      memcheck.sby
                .clk (clk ),
                .we (we ),
                                                      [options]
                .addr (addr ),
                                                      mode bmc
                .wdata(wdata),
                                                      expect fail
                .rdata(rdata)
        );
                                                      depth 10
        req monitor valid = 0;
       wire [31:0] monitor addr = $anyconst;
        reg [7:0] monitor data;
        always @(posedge clk) begin
                if ((addr == monitor addr) && we) begin
                       monitor valid <= 1;</pre>
                       monitor data <= wdata;</pre>
                end
                if (($past(addr) == monitor addr) && monitor valid &&
                               $past(monitor valid)) begin
                        assert (rdata == $past(monitor data));
                end
        end
endmodule
```

```
Signals-
                                   Waves
                                                    10 ns
                                                                      20 ns
                                                                                        30 ns
             Time
                        smt step=
                    monitor valid =
$ make memc
               monitor addr[31:0] =
                                   00000002
sby -f memc
                monitor data[7:0] =
SBY [memche
SBY [memche
                              we =
SBY [memche
                                   00000002
                       addr[31:0] =
                                                                                          00000000
SBY [memche
                       rdata[7:0] =
                                   04
                                                     02
../model/de
                       wdata[7:0] =
                                                     00
SBY [memche
SBY [memche
             bank 0<00000000>[7:0] =
SBY [memche
             bank 1<00000000>[7:0] =
                                   00
SBY [memche
             bank 2<00000000>[7:0] =
                                   01
                                                                                          00
--append 0
             bank 2<00000001>[7:0] =
engine 0/tr
             bank 3<00000000>[7:0] =
SBY [memche
SBY [memchell engine v. "
SBY [memcheck] engine 0: ##
                                       0:00:00 Checking asserts in step 1..
SBY [memcheck] engine 0: ##
                                       0:00:00 Checking asserts in step 2..
SBY [memcheck] engine 0: ##
                                      0:00:00 Checking asserts in step 3..
SBY [memcheck] engine 0: ##
                                      0:00:00 BMC failed!
SBY [memcheck] engine 0: ##
                                      0:00:00 Value for anyconst in memcheck (memcheck.v:16): 2
SBY [memcheck] engine 0: ##
                                      0:00:00 Assert failed in memcheck: memcheck.v:26
SBY [memcheck] engine 0: ##
                                      0:00:00 Writing trace to VCD file: engine 0/trace.vcd
                                      0:00:00 Writing trace to Verilog testbench: engine 0/trace tb.v
SBY [memcheck] engine 0: ##
                                       0:00:00 Writing trace to constraints file: engine 0/trace.smtc
SBY [memcheck] engine 0: ##
SBY [memcheck] engine 0: ##
                                       0:00:00
                                                Status: FAILED (!)
SBY [memcheck] engine 0: finished (returncode=1)
SBY [memcheck] engine 0: Status returned by engine: FAIL
SBY [memcheck] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY [memcheck] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY [memcheck] summary: engine 0 (smtbmc z3) returned FAIL
SBY [memcheck] summary: counterexample trace: memcheck/engine 0/trace.vcd
SBY [memcheck] DONE (FAIL, rc=0)
```

### multiclk.v

```
module multiclk(input clk, output [3:0] counter a, counter b);
   reg [3:0] counter a = 0;
   reg [3:0] counter b = 0;
                                                multiclk.sby
   always @(posedge clk)
       counter a <= counter a + 1;
   always @(posedge clk)
                                                [script]
       counter b[0] <= !counter b[0];</pre>
                                                read ...
                                                prep ...
   always @(negedge counter b[0])
                                                clk2fflogic
       counter b[1] <= !counter b[1];</pre>
   always @(negedge counter b[1])
       counter b[2] <= !counter b[2];</pre>
   always @(negedge counter b[2])
       counter b[3] <= !counter b[3];</pre>
```

assert property (counter a == counter b);

endmodule

### setreset.v

```
module setreset(input clk, input set, rst, d, output q1, q2);
   req q1 = 0;
   always @(posedge clk, posedge set, posedge rst)
       if (rst) q1 <= 0;
       else if (set) q1 <= 1;
       else q1 \leq d:
                                                 setreset.sby
   req q2 s = 0, q2 r = 0, q2 1;
   wire q2 = q2 1 ? q2 s : q2 r;
   always @(posedge clk, posedge set)
                                                 [script]
       if (set) q2 s <= 1;
                                                 read ...
       else q2 s \le d;
                                                 prep ...
   always @(posedge clk, posedge rst)
                                                 clk2fflogic
       if (rst) q2 r <= 0;
       else q2 r \leq d;
   always @* begin
       if (rst) q2 1 <= 0;
       else if (set) q2 1 <= 1;
```

assert property (q1 == q2);

endmodule

## Yosys SMT2 Output

- The write\_smt2 command in Yosys exports the design as SMT2 code snippet.
- This snippet is used by Yosys-SMTBMC to construct various proofs.
- The generated SMT2 code is interleaved with special comments that contain metadata about the circuit.
- Code utilizes Bit Vector and Array theories (both optional)
- The generated code provides an "API like" interface
- Open for other back-ends than Yosys-SMTBMC

## Yosys SMT2 Output: Creating Symbolic States

Assuming a top-level module named top:

```
; create a state symbol "s0"
(declare-fun s0 () |top_s|)
(assert (|top_h| s0))

; s0 is an init state
(assert (|top_i| s0))
(assert (|top_is| s0))

; create a state symbol "s1", not init state
(declare-fun s1 () |top_s|)
(assert (and (|top_h| s1) (not (|top_is| s1))))

; s1 is a successor of s0
(assert (|top t| s0 s1))
```

# Assertions, Assumptions, and reading model data

```
; assumptions must hold in s0 and s1
(assert (|top u| s0))
(assert (|top u| s1))
; asserts must hold in s0
(assert (|top a| s1))
; we are looking for a CEX for assertions in s1
(assert (not (|top a| s1)))
; check is such a CEX exists
(check-sat)
sat
Assuming the top module has wire/reg/port datain:
; get the value of datain in s0
(get-value ((|top_n datain| s0)))
```


# Simple encoding for BV-only cases

```
; |top s | is a sort representing all state bits
(define-sort | top s | () ( BitVec 1234))
; registers and inputs are just slices of this vector
(define-fun |top n datain| ((state |top s|))
    ( BitVec 4) (( extract 5 2) state))
; and so are sub-modules
(define-sort | submod s | () ( BitVec 100))
(define-fun | top h submod inst | ((state | top s | ))
    (submod s) (( extract 199 100) state))
; memories are also implemented as slices of the state
; vector. inefficient, but works for small memories.
```

## **Encoding with Arrays for Memories**

```
; |top s | is an uninterpreted sort representing the state
(declare-sort |top s | 0)
; registers and inputs are uninterpreted functions of the state
(declare-fun |top n datain | (|top s|) ( BitVec 4))
: and so are sub-modules
(declare-sort | submod s | 0)
(declare-fun | top h submod inst| (|top s|) (submod s))
; as well as memories
(declare-fun | top m regfile | (|top s|)
    (Array ( BitVec 5) ( BitVec 32)))
; letting the solver unroll those uninterpreted functions
; usually yields worse performance compared to a pre-unrolled
; proof. "yosys-smtbmc --unroll" performs the unrolling
; operation transparently in the binding to the solver. (Maybe
; we will also write a stand-alone preprocessor in the future.)
```

### **Custom SMT-LIB Flows**



Options for writing custom proofs:

- Hand-written SMT2 code
- Custom python script using smtio.py (the python lib implementing most of yosyssmtbmc)
- Any other app using any SMT-LIB2 solver (e.g. using C/C++ API for proofs that involve many (check-sat) calls.

# A simple QBF example

#### hello\_qbf.ys

```
hello.v
module hello (
  input clk, rst,
  output [3:0] cnt
);
  reg [3:0] cnt = 0;
  always @(posedge clk) begin
    if (rst)
      cnt <= 0;
    else
      cnt <= cnt + 1;
  end
`ifdef FORMAL
  assume property (cnt != 10);
  assert property (cnt != 15);
`endif
endmodule
```

```
read_verilog -formal hello.v
prep -top hello
write_smt2 -tpl hello_qbf.tpl \
    -stbv hello_qbf.smt2
```

In hello\_qbf.tpl (next slide) we directly construct an inductive invariant using QBF constraints (utilizing the UFBV logic).


This is super slow!

This method only works with the simple by-only encoding. Using the other encoding we would need a way of "casting all possible states into existence", otherwise the solver will simply decide that the set of states is empty.

## hello\_qbf.tpl

```
(set-logic UFBV)
; Yosys will insert the auto-generated code here
응응
: inductive invariant
(declare-fun I (|hello s|) Bool)
; init states are inside the invariant
(assert (forall ((s |hello s|))
   (=> (and (|hello is| s) (|hello i| s) (|hello u| s)) (I s))
))
: invariant must be closed under state transition
(assert (forall ((s1 |hello s|) (s2 |hello s|))
   (=> (and (I s1) (|hello u| s2) (|hello t| s1 s2)) (I s2))
))
; states in invariant must not violate assertions
(assert (forall ((s |hello s|))
   (=> (I s) (|hello a| s))
))
(check-sat); <-- returns "sat" when properties are true
```

### "multicheck" from riscv-formal



- Bounded model check with complex design (RISC-V Processor) and many checkers (one per RISC-V instruction).
- The checkers are only active in the last clock cycle of the BMC.
- Is it better to check it all in one large (check-sat), or should we run individual proofs, one for each checker?

### "multicheck" from riscv-formal

- Three possible strategies:
  - Parallel: Create one BMC and activate all checkers in the last cycle
  - Single: Create one BMC per checker and activate only that checker in the last cycle
  - Serial: Create one BMC and re-run the last cycle, each time with one of the checkers enabled
- Also: Optional warmup by creating valid traces of depth 1, 2, 3, ... first.

	with warmup	without warmup
Parallel	2475 seconds	2807 seconds
Single	381 seconds	815 seconds
Serial	349 seconds	786 seconds

Note: On a multi-core system "single" can easily parallelized by running the individual proofs in parallel. But in a single-core situation "serial" is the fastest solution.

The "parallel" and "single" strategies can easily be implemented using HDL techniques and an off-the-shelf model checker. The "serial" requires a customized model checker, which is easy to create ad-hoc using Yosys' SMT2 output format and some custom SMT2 templates for the proof.

# End-to-end Formal Verification of RISC-V Cores with riscv-formal

- riscv-formal is a framework for formal verification of RISC-V Processor Cores using SymbiYosys.
- A separate verification task for each instruction
- And a few additional verification tasks to verify consistent state between instructions and correct implementation of memory I/O
- Project is in its early stages and under construction!
   Only RV32I support at the moment.

# riscv-formal as benchmark generator

- Even for the simplest RV32E CPU riscv-formal consists of ~40 individual tests
  - Many more with upcoming support for RV(32 | 64) (E | IC?M?F?D?)
- Support for at least three architecturally completely different RISC-V implementations is on its way (PicoRV32, Z-Scale, Rocket).
  - More cores will follow if the project is successful
- This will yield 100s of bounded verification benchmarks.
  - Easy to generate SMT2, AIGER, BTOR, SMV, ... files for those benchmarks with Yosys and SymbiYosys.

### **Future Work**

- Limited support for SVA properties
  - Using AST transformations to clocked always blocks with immediate assertions.
  - However: I highly recommend sticking to immediate assertions in new code. It does not look like FOSS simulators are going to support SVA properties anytime soon.
- Improved support for Verilog x-propagation
  - Currently only available with Yosys "sat" flow
  - Adding a Yosys pass that transforms the design into a circuit problem with explicit \*\_\_x nets
- Yosys C Back-End
  - There exist a few FOSS formal verification tools for C (e.g. ESBMC)
  - A C back-end would enable verification flows that check against formal specs written in C.
- SMT2 encoding scheme using (declare-datatype) from SMT-LIB 2.6

### Thanks!

## Questions?

#### Keywords:

- Yosys, Yosys-SMTBMC
- SymbiYosys
- BMC, k-Induction
- Safety Properties
- assert(), assume(), restrict()
- Liveness Properties
- assert(s\_eventually ...)
- \$anyseq, \$anyconst
- assertpmux, clk2fflogic
- SMT2 Encodings, AIGER
- RISC-V Formal

### Slides, relevant links and examples:

http://www.clifford.at/papers/2017/smtbmc-sby/



### References

- Bounded Model Checking, Armin Biere, Handbook of Satisfiability. Armin Biere, Marijn Heule, Hans von Maaren and Toby Walsh (Eds.), pages 457-481
- Satisfiability Modulo Theories, Clark Barrett, Roberto Sebastiani, Sanjit A. Seshia and Cesare Tinelli. Handbook of Satisfiability. Armin Biere, Marijn Heule, Hans von Maaren and Toby Walsh (Eds.), pages 852-885
- Temporal Induction by Incremental SAT Solving. Niklas Een, Niklas Sörensson, BMC 2003.
- The SMT-LIB Standard: Version 2.5, by Clark Barrett, Pascal Fontaine, and Cesare Tinelli.
- Boolector 2.0. Aina Niemetz, Mathias Preiner, Armin Biere. Journal of Satisfiability, Boolean Modeling and Computation (JSAT), vol. 9, 2015, pages 53-58.
- Yices 2.2. Bruno Dutertre. CAV'2014.