

# RECAP

- Classes P and NP.  $P \subseteq NP$
- Poly-time reducibility:  $L_1 \leq_p L_2$   
"relative difficulty" of problems:

$$(L_1 \leq_p L_2) \wedge (L_2 \in P) \Rightarrow L_1 \in P$$

- Classes NPH and NPC
- $L' \in NPC : (L' \in P) \wedge (\forall L \in P : L \leq_p L')$
- Facts:


$$(P \cap NPC \neq \emptyset) \Rightarrow P = NP$$

$$\nexists L_1, L_2 \in NPC : (L_1 \leq_p L_2) \wedge (L_2 \leq_p L_1)$$

- Membership in NPC: use transitivity of  $\leq_p$  by proving:  
 $L_{KNOWN-NPC} \leq_p L_{CANDIDATE}$   
 $\forall L \in NP, L \leq_p L_{KNOWN-NPC}$
- First language in NPC requires direct application of definition: no reductions!


In 1971 Cook proved the first NP-completeness result on a problem in Boolean logic. We'll work with an equivalent variant defined on Boolean circuits

**DEF** A **gate** is an elementary switching circuit of three types




Output wire  $y = 1$   
iff input wires  $x_1, x_2, \dots, x_k$

all carry 1. Thus  $y = \bigwedge_{i=1}^k x_i$




Output wire  $y = 1$   
iff at least one input wire

carries 1. Thus  $y = \bigvee_{i=1}^k x_i$



Output wire  $y = 1$   
iff input wire  $x = 0$   
Thus  $y = \neg(x) (= \bar{x})$

**DEF** A **Boolean Circuit (BC)** is an acyclic interconnection of gates, where the output of a gate can become input to one or more other gates



Wires that do not originate from the output of a gate are called **inputs** of the circuit.

Wires that do not enter into a gate are called **outputs** of the circuit.

We will mostly consider circuits with a single output.


**FAN-IN**: max # wires entering a gate

**FAN-OUT**: max # gates fed by the same wire

A circuit can be represented by a **directed graph**


$$C = (I \cup G \cup O, W)$$

- one labeled node per input, gate, output
- One edge for each wire



DEF A **truth-assignment** to the inputs of a circuit associates a boolean value to each input.

Under a truth-assignment each wire in the circuit will switch to the correct boolean value according to the gates traversed:




The circuit implements a boolean function  $y = C(x_1, x_2, \dots, x_n)$

For a circuit with  $n$  inputs, a truth assignment is  $\vec{b} \in \{0, 1\}^n$

DEF The set of boolean values carried by all wires of a circuit  $C$  under a truth-assignment  $\vec{b}$  is called configuration  $\chi_{\vec{b}}$  of  $C$  under  $\vec{b}$

DEF A boolean circuit  $C(x_1, x_2, \dots, x_n)$  is satisfiable if there exists a truth assignment  $\vec{b} \in \{0, 1\}^n$ :  $C(\vec{b}) = 1$ .



$C$  is satisfied by  
the truth assignment  
 $\vec{b} = (1, 1, 0, 0, 0, 0)$

Configuration:  $(1, 1, 0, 0, 1, 1, 1, 0, 1, 1, 1) \equiv \vec{x}_C$   
(in some prespecified order)

## BOOLEAN CIRCUIT SATISFIABILITY (BC-SAT)

$\left\{ \begin{array}{l} I: \langle CC(x_1, \dots, x_n) \rangle = \langle (I \cup G \cup \{g_0\}, W) \rangle, \\ \text{Boolean circuit} \xrightarrow{\text{using graph di}} \\ \text{circuits} \end{array} \right.$

Q:  $C$  is satisfiable?

$\exists \vec{x} \in \{0, 1\}^n : C(\vec{x}) = 1 ?$

BC-SAT is an important problem in practice (e.g.: testing, circuit equivalence ...)

It is easy to prove that

THEOREM:


BC-SAT  $\in$  NP

Proof:

VERIFY-BCSAT ( $x, y$ ) (high-level)  
 if  $x \neq \langle (I \cup G \cup \{g_0\}, W) \rangle$  then return 0  
 if  $y \neq \langle w_1, w_2, \dots, w_{|W|} \rangle \in \{0, 1\}^{|W|}$

then return 0  
 { "candidate" certificate looks like a configuration  $\pi_C$  (is value / wire)  
 if 3 wires outgoing from same gate  
 then return 0 } inconsistent configuration!  
 for each gate  $g \in G$   
 if C/I/O relation for  $g$  incorrect  
 then return 0  
 } check that the configuration is coherent  
 return wire value associated to  $y_0$   
 }  $= 1 \Rightarrow y = \pi_C$  certifies that  $C$  is satisfiable

$$T_{VB}(x_1, y_1) = @(\overbrace{x_1}^{\text{circuit}}, \overbrace{y_1}^{\text{configuration}})$$



Difficult part :

THEOREM (Cook, 1971)

**BC-SAT  $\in$  NPH**

The proof of Cook's theorem is complex in the details but relies on a simple intuition

## INFORMAL PROOF:


We need to show that given an arbitrary  $L \in \text{NP}$ ,  $L \leq_p L_{\text{BC-SAT}}$

Given  $L$ , the only thing that we know is that  $\exists V_L(x, y)$ , poly-time verifier for  $L$ .

We must define a reduction function

$$f_{L \rightarrow \text{BC-SAT}}(x) : \{0, 1\}^* \rightarrow \{0, 1\}^*$$

The reduction function builds a boolean circuit starting from  $V_L$  as follows




The shape of  $C_{V_L, x}$  depends on  $V_L$  and  $x$ . Its inputs "represent" input  $y$  of  $V_L$ .

We will make sure that:

$f(x) = \langle C_{V_L}x \rangle \in L_{\text{SC-SAT}} \text{ (is satisfiable)}$   
 $\Leftrightarrow \exists \text{ certificate } y \text{ of poly-length for } x$   
 $\Leftrightarrow x \in L$


IDEA:  $C_{V_L}x(y)$  "simulates" the computation performed by  $V_L(x, y)$

$C_{V_L}x$  is built starting from a combinatorial circuit executing a single step of a Random Access Machine (RAM)



RAM implements the standard circuitry of a RAM (ALU, branches, etc...). Memory is "simulated" by passing along stored values on output wires

An algorithm executing  $t$  steps can be simulated by cascading  $t$  copies of CRAM:



Crucial points:

1.  $\langle C_{\text{RAM}} \rangle$  is polynomial in  $x$  and  $y$  single step  
- circuitry polynomial in the memory size
  2. It suffices to set  $|y| = \Theta(|x|^{k_1})$   $\Rightarrow$  size aware dim. arbitrary
  3. It suffices to consider  $t = \Theta((|x| + |y|)^{k_2})$   
( $k_1, k_2$  from definition of poly-time verifier)  
 $\Rightarrow C_{V_L, x}$  has size polynomial in  $x$ !
- Therefore  $f_{L \rightarrow \text{SC-SAT}}$  is ptc

We have

$$x \in L \Leftrightarrow \exists \bar{y}, |\bar{y}| = O(|x|^{k_1}): V_L(x, \bar{y}) = 1$$

$$\Leftrightarrow C_{V_L, x}(\bar{y}) = 1$$

{ $C_{V_L, x}$  simulates  $V_L(x, y)$ }

$$\Leftrightarrow \langle C_{V_L, x} \rangle \in BC\text{-SAT}$$

$$\Leftrightarrow f_{L \rightarrow BC\text{-SAT}}(x) \in BC\text{-SAT}$$

Thus

$$L \leq_p BC\text{-SAT}$$

This proves that

$$BC\text{-SAT} \in NPH$$

---

In what follows we will prove that a number of problems are in NPC. The details of the reductions will teach us generic approaches and highlight pitfalls to avoid.

# FORMULA SATISFIABILITY (SAT)

A boolean formula  $\phi(x_1, x_2, \dots, x_n) : \{0, 1\}^n \rightarrow \{0, 1\}$  is a (parenthesized) expression built on

- n variables  $x_1, x_2, \dots, x_n$
- binary operators :  $\vee$ ,  $\wedge$ ,  $\rightarrow$ ,  $\neg$ ,  $\wedge$  AND,  $\rightarrow$  IMPLIES,  $\neg$  EQUALS
- unary operator :  $\neg$  NOT


| $x, y$ | $x \rightarrow y$ | $x \leftrightarrow y$ |
|--------|-------------------|-----------------------|
| 00     | 1                 | 1                     |
| 01     | 1                 | 0                     |
| 10     | 0                 | 0                     |
| 11     | 1                 | 1                     |

$$(\neg x) \vee y \quad (x \wedge y) \vee (\neg x \wedge \neg y)$$

EXAMPLE :  $\phi(x_1, x_2, x_3, x_4) =$

$$= (x_1 \rightarrow x_2) \vee (\neg ((\neg x_1 \rightarrow x_3) \vee x_4))$$

Can be represented by the parenthesization tree (leaves: variables ; internal nodes: operators )



A truth-assignment is a vector of boolean values  $b \in \{0, 1\}^n$ , one for each variable

The value  $\phi(\vec{S})$  can be computed in time linear in the formula's size by using the tree


A satisfying assignment  $\vec{S}$  is such that  $\phi(\vec{S})=1$ . If  $\vec{S}$  exists,  $\phi$  is said **satisfiable**.

### FORMULA SATISFIABILITY (SAT)

$\{ I : \langle \phi(x_1, \dots, x_n) \rangle, \phi \text{ boolean formula}$   
 $\{ Q : \text{Is } \phi \text{ satisfiable?}$

EXAMPLE:  
 $\vec{S} = (0, 0, 1, 1)$

$$\begin{aligned}\phi(x_1, x_2, x_3, x_4) &= \\ &= (x_1 \rightarrow x_2) \vee (\neg((\neg x_1 \rightarrow x_3) \vee x_4))\end{aligned}$$



$\phi$  is  
satisfiable  
[ $\phi(\vec{S}) = 1$ ]

Very similar to BC-SAT (in fact, this is Cook's original problem)

Nonetheless, the reductio is nontrivial

1. **SAT  $\in$  NP**: Trivial: for  $\langle \phi(x_1, \dots, x_n) \rangle$  a candidate certificate is to be  $\vec{S} \in \{0, 1\}^n$ .  
 $\phi(\vec{S})$  can be computed in linear time using the tree representation.  
 (write code of VERIFY-SAT( $x, y$ ) as an exercise)

## 2. SAT E NPH We show that

$$\text{BC-SAT} \leq_p \text{SAT}$$


Reduction function f: must transform a circuit  $C$  into a formula  $\phi_C$ :

$C$  is satisfiable  $\Leftrightarrow \phi_C$  is satisfiable

$$\langle C \rangle \in \text{BC-SAT} \Leftrightarrow \langle \phi_C \rangle = f(\langle C \rangle) \in \text{SAT}$$

Seems easy: straightforward method:  
compute the subexpression associated to each wire.  $\phi_C$  = expression associated to output wire


EXAMPLE:



WARNING!

PROBLEM: Repeated subexpressions may blow-up the length of the formula exponentially!

CONSIDER:



Two-input circuit made of  $n$  stages

$$|C(x_1, x_2)| = \Theta(n)$$

Outputs of Stage 1:  $(x \wedge (\neg y))$ ,  $((\neg x) \wedge y)$

Outputs of Stage 2:  $(x \wedge (\neg y)) \wedge ((\neg(\neg x)) \wedge y)$   
 $(\neg(x \wedge (\neg y))) \wedge ((\neg x) \wedge y)$

etc

The number of symbols in the subexpressions of Stage  $i$  is more than double than that of Stage  $i-1$

$$\Rightarrow \begin{cases} \text{Size}(i) \geq 2 \text{Size}(i-1) \\ \text{Size}(1) = c \end{cases}$$

$$\Rightarrow |\phi_c(x, y)| \geq \text{Size}(n) \geq c \cdot 2^{n-1} !$$

OBSERVE:  $|C| = \Theta(n)$  but  $|\phi_c(x, y)| = \Omega(2^n)$

This reduction cannot be ptc! (I can't generate an exponential number of symbols in polynomial time!)

We need a more sophisticated approach!

$$C = (I \cup G \cup \{y_0\}, W)$$

$x_i \rightarrow y_g \quad \forall g \in G \quad y_0 \leftarrow y_0$

New variables  
 $y_g : g \in G$