









**TCA9537** SCPS279 - FEBRUARY 2022

# TCA9537 Remote 4-Bit I<sup>2</sup>C and SMBus I/O Expander with Configuration Registers

#### 1 Features

- I<sup>2</sup>C to GPIO expander
- Operating power-supply voltage range of 1.65 V to 5.5 V
- 5-V Tolerant I/O ports
- Software Reset via I<sup>2</sup>C General Call
- RESET input pin for external reset control
- Dedicated INT output
- 1-MHz Fast mode plus I<sup>2</sup>C bus
- Input and output configuration register
- Polarity inversion register
- · Internal power-on reset
- Power-up with all channels configured as inputs
- Noise filter on SCL and SDA inputs
- Latched outputs with high-current drive maximum capability for directly driving LEDs
- ESD protection exceeds JESD 22
  - 2000-V Human-body model (A114-A)
  - 1000-V Charged-device model (C101)

## 2 Applications

- Personal electronics
  - Wearables
  - Mobile phones
  - Gaming consoles
- Servers
- Routers

## 3 Description

The TCA9537 is a 4-bit I/O expander for the I<sup>2</sup>C bus and is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface.

The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register.


The TCA9537 open-drain interrupt output (INT) is activated when any input differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.

The system processor can reset the TCA9537 in the event of a timeout or other improper operation by using an I<sup>2</sup>C soft reset command, which puts the registers in their default state, or with the use of the RESET pin.

## **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)		
TCA9537	VSSOP (10)	3.00 mm × 3.00 mm		

For all available packages, see the orderable addendum at the end of the datasheet.





## **Table of Contents**

1 Features1	8.4 Device Functional Modes	.16
2 Applications 1	8.5 Programming	. 17
3 Description1	8.6 Register Maps	
4 Revision History2	9 Application Information Disclaimer	
5 Pin Configuration and Functions3	9.1 Application Information	23
6 Specifications4	9.2 Typical Application	
6.1 Absolute Maximum Ratings4	10 Power Supply Recommendations	
6.2 ESD Ratings4	10.1 Power-On Reset	. 26
6.3 Recommended Operating Conditions4	11 Layout	. 28
6.4 Thermal Information5	11.1 Layout Guidelines	
6.5 Electrical Characteristics5	11.2 Layout Example	
6.6 Timing Requirements6	12 Device and Documentation Support	.29
6.7 I <sup>2</sup> C Bus Timing Requirements6	12.1 Documentation Support	. 29
6.8 Switching Characteristics8	12.2 Receiving Notification of Documentation Updates.	.29
6.9 Typical Characteristics9	12.3 Support Resources	. 29
7 Parameter Measurement Information 11	12.4 Trademarks	. 29
8 Detailed Description15	12.5 Electrostatic Discharge Caution	.29
8.1 Overview15	12.6 Glossary	.29
8.2 Functional Block Diagram15	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description16	Information	. 29

# **4 Revision History**

DATE	REVISION	NOTES
February 2022	*	Initial Release



# **5 Pin Configuration and Functions**




Figure 5-1. DGS Package, 10-Pin VSSOP, Top View

**Table 5-1. Pin Functions** 

PIN		I/O	DESCRIPTION
DGS	NAME	1/0	DESCRIPTION
1	P0	I/O	P-port input-output. Push-pull design structure.
2	P1	I/O	P-port input-output. Push-pull design structure.
3	P2	I/O	P-port input-output. Push-pull design structure.
4	P3	I/O	P-port input-output. Push-pull design structure.
5	GND	_	Ground
6	RESET	I	Active low reset input. If unused, connect to V <sub>CC</sub> through a pull-up resistor
7	ĪNT	0	Interrupt open drain output, requires a pull-up resistor.
8	SCL	I/O	Serial clock bus. Connect to V <sub>CC</sub> through a pull-up resistor
9	SDA	I/O	Serial data bus. Connect to V <sub>CC</sub> through a pull-up resistor
10	V <sub>CC</sub>	_	Supply voltage



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply current		-0.5	6	V
VI	Input voltage <sup>(2)</sup>	Input voltage <sup>(2)</sup>		6	V
Vo	Output voltage <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND	·		-250	mA
Icc	Continuous current through V <sub>CC</sub>			160	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

					VALUE	UNIT
		Human body model (HBM), per ANSI/	Pins P0-P3, VCC	±4000		
V.	V <sub>(ESD)</sub> Electrostatic discharge Chargee		ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins SDA, SCL	±2000	V
		Charged device model (CDM), per ANSI/ ESDA/JEDEC specification JS-002 <sup>(2)</sup>	All pins	±1000		

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	5.5	V
VI	Input voltage	SCL, SDA, ĪNT, RESET	0	5.5	V
		P0-P3 <sup>(1)</sup>	0	5.5	
I <sub>OH</sub>	High-level output current	P3-P0		-10	mA
	Low-level output current (V <sub>CC</sub> > 1.8 V)	P3-P0		25	mA
I <sub>OL</sub>	Low-level output current (V <sub>CC</sub> ≤ 1.8 V)	P3-P0		15	mA
T <sub>A</sub>	Ambient temperature		-40	125	°C
TJ	Junction temperature			125	°C

Product Folder Links: TCA9537

(1) When the internal pull up resistors are enabled, input voltages above  $V_{CC}$  will result in current flowing to VCC from the port.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **6.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	TCA9537 DGS (VSSOP) 10-PIN	UNIT
R <sub>eJA</sub>	Junction-to-ambient thermal resistance	185.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	80	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	106.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	21.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	104.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage		I <sub>I</sub> = -18 mA	1.65 V to 5.5 V	-1.2	,		V
V <sub>PORR</sub>	Power-on reset voltage, V <sub>CC</sub> rising		$V_I = V_{CC}$ or GND, $I_O = 0$			1.2	1.6	V
V <sub>PORF</sub>	Power-on reset voltage, V <sub>CC</sub> falling		$V_I = V_{CC}$ or GND, $I_O = 0$		0.75	1		V
V <sub>IH</sub>	High-level input voltage SD	DA,SCL		1.65 to 5.5 V	0.7 × V <sub>CC</sub>			V
V <sub>IH</sub>		ports, ESET		1.65 to 5.5 V	0.7 × V <sub>CC</sub>			V
V <sub>IL</sub>	Low-level input voltage SD	DA,SCL		1.65 to 5.5 V			0.4 × V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage P por	rts, RESET		1.65 to 5.5 V			0.3 × V <sub>CC</sub>	V
				1.65 V	1.2			
				2.3 V	1.8			
			I <sub>OH</sub> = -8 mA	3 V	2.6			
			4.5 V	4.1				
. ,	- (1)			4.75 V	4.1			
$V_{OH}$	P-port high-level output voltage <sup>(1)</sup>			1.65 V	1			V
			I <sub>OH</sub> = -10 mA	2.3 V	1.7			-
				3 V	2.5			
				4.5 V	4			
				4.75 V	4			
	SD	)A	V <sub>OL</sub> = 0.4 V		20			
l <sub>OL</sub>	Low-level output current	. 50	V <sub>OL</sub> = 0.5 V	1.65 V to 5.5 V	8			mA
		)-P3	V <sub>OL</sub> = 0.7 V		10			
I <sub>OL</sub>	Low-level output current INT	T	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	4			mA
			V <sub>I</sub> = V <sub>CC</sub>	1.65 V to 5.5 V		0	±1	
l <sub>l</sub>	Input leakage current P p	ports	V <sub>I</sub> = 5.5 V ( T <sub>A</sub> ≤ 105 °C)	0 V		0	±1	μA
	'		V <sub>I</sub> = 5.5 V	0 V		0	±2	1
			V <sub>I</sub> = GND	1.65 V to 5.5 V		0	±1	



## **6.5 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
I <sub>I</sub>	Input leakage current	SCL, SDA input leakage	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V		0	±1	μΑ
I <sub>I</sub>	Input leakage current	RESET input	V <sub>I</sub> = V <sub>CC</sub>	1.65 V to 5.5 V		0	±1	μA
ij	input leakage cullent	leakage	V <sub>I</sub> = GND	1.03 V 10 3.3 V		0	±1	μΛ
			V <sub>I</sub> = V <sub>CC</sub> , I/O =	5.5 V		22	40	
laa	Quiescent current	Operating	inputs, f <sub>SCL</sub> =	3.6 V		11	20	μA
I <sub>CC</sub>	Quiescent current	mode	400 kHz, $t_r = t_f$ = 300 ns	2.7 V		8	10	μΑ
			- 300 115	1.95 V		5	8	
			V <sub>I</sub> = V <sub>CC</sub> , I/O	5.5 V			100	
	Quiescent current	Operating mode	= inputs, f <sub>SCL</sub> =	3.6 V			40	μA
I <sub>CC</sub>			1 MHz, t <sub>r</sub> = t <sub>f</sub> = 120 ns	2.7 V			25	μΑ
			120 118	1.95 V		,	15	
				5.5 V		1.5	3.9	
	Quiescent current	Standby mode	$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ ,	3.6 V		0.9	2.2	
I <sub>CC</sub>	Quiescent current	$f_{SCL} = 0 \text{ kHz}$		2.7 V		0.6	1.8	μA
			1.95 V	-	0.6	1.5		
CI	Input pin capacitance	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V		4	5	pF
C	Input-output pin capacitance	SDA	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V		7	10	nE
C <sub>IO</sub>	imput-output pini capacitance	P port	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V		7	10	pF

<sup>(1)</sup> Each I/O must be externally limited to a maximum of 25 mA

## **6.6 Timing Requirements**

over operating free-air temperature range (unless otherwise noted)

	5 / /			
		MIN	MAX	UNIT
Device				
t <sub>READY</sub>	Power on to start condition time	10		μs
RESET		•		
t <sub>w</sub>	Reset pulse duration	30		ns
t <sub>REC</sub>	Reset recovery time	0		ns
t <sub>RESET</sub>	Time to reset	400		ns

## 6.7 I<sup>2</sup>C Bus Timing Requirements

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT		
I <sup>2</sup> C Bus - Standard Mode						
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	kHz		
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		μs		
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		μs		
t <sub>sp</sub>	I <sup>2</sup> C spike time		50	ns		
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	250		ns		
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0		ns		

Product Folder Links: TCA9537



## 6.7 I<sup>2</sup>C Bus Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
ocf	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	ns
buf	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
sth	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capactive load			400	pF
<sup>2</sup> C Bus -	Fast Mode				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
·sdh	I <sup>2</sup> C serial-data hold time	0		ns	
icr	I <sup>2</sup> C input rise time	20	300	ns	
t <sub>icf</sub>	I <sup>2</sup> C input fall time	20 × (V <sub>CC</sub> / 5.5 V)	300	ns	
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 × (V <sub>CC</sub> / 5.5 V)	300	ns
buf	I <sup>2</sup> C bus free time between stop and start		1.3		μs
sts	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
sth	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capactive load			400	pF
<sup>2</sup> C Bus -	Fast Mode Plus				
scl	I <sup>2</sup> C clock frequency		0	1000	kHz
sch	I <sup>2</sup> C clock high time		0.26		μs
scl	I <sup>2</sup> C clock low time		0.5		μs
·sp	I <sup>2</sup> C spike time			50	ns
sds	I <sup>2</sup> C serial-data setup time		50		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			120	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	120	ns



## 6.7 I<sup>2</sup>C Bus Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 550-pF bus	20 × (V <sub>CC</sub> / 5.5 V)	120	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		0.5		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.26		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold	0.26		μs	
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.26		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capactive load			550	pF

## **6.8 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)


	oraning iros an temperature range (anni						
	PARAMETER	FROM (INPUT) TO (OUTF		MIN	TYP	MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	ĪNT			4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT			4	μs
	Output data valid; For V <sub>CC</sub> ≥ 2.3 V	SCL	Doort			200	ns
ι <sub>pv</sub>	Output data valid; For V <sub>CC</sub> < 2.3 V	JOL	P port			400	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	100			ns
t <sub>ph</sub>	Input data hold time	P port	SCL	300	-		ns

Product Folder Links: TCA9537



## **6.9 Typical Characteristics**


T<sub>A</sub> = 25°C (unless otherwise noted)






## **6.9 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)






## 7 Parameter Measurement Information




SDA LOAD CONFIGURATION




- A. C<sub>L</sub> include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms






### INTERRUPT LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-2. Interrupt Load Circuit And Voltage Waveforms






P-PORT LOAD CONFIGURATION



WRITE MODE (R/W = 0)




READ MODE (R/W = 1)

- A.  $C_L$  include probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 7-3. P-Port Load Circuit and Voltage Waveforms





**SDA LOAD CONFIGURATION** 

P-PORT LOAD CONFIGURATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-4. Reset Load Circuits And Voltage Waveforms



## 8 Detailed Description

### 8.1 Overview

The TCA9537 device is a 4-bit I/O expander for the  $I^2C$  bus and is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface.

The TCA9537 consists of a configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.

The TCA9537 open-drain interrupt output  $(\overline{INT})$  is activated when any input differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.

The system processor can reset the TCA9537 in the event of a timeout or other improper operation by using an  $I^2C$  soft reset command, which puts the registers in their default state, or with the use of the  $\overline{RESET}$  pin.

The device outputs (latched) have high-current drive capability for directly driving LEDs.

## 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram






Figure 8-2. Simplified Schematic Of P0 - P3

### 8.3 Feature Description

#### 8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V<sub>CC</sub> or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

### 8.3.2 Interrupt (INT) Output

The TCA9537 has a dedicated INT output.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t<sub>iv</sub>, the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the INT is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

 $\overline{\text{INT}}$  has an open-drain structure and requires a pull-up resistor to  $V_{CC}$  of moderate value (typically about 10 k $\Omega$ ).

## 8.3.3 RESET Input

The RESET input can be asserted to reset the system while keeping the V<sub>CC</sub> at its operating level. A reset can be accomplished by holding the RESET pin low for a minimum of tw. The TCA9537 registers and I<sup>2</sup>C/SMBus state machine are changed to their default states once RESET is low (0). Once RESET is high (1), the I/O levels at the P port can be changed externally or through the controller. This input requires a pull-up resistor to V<sub>CC</sub> if no active connection is used.

### 8.4 Device Functional Modes



#### 8.4.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the device in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that time, the reset condition is released and the TCA9537 registers and  $I^2C/SMBus$  state machine initialize to their default states. See Section 10.1 for more details.

#### 8.4.2 Powered-Up

When power has been applied to  $V_{CC}$  above  $V_{PORR}$ , and the POR has taken place, the device is in a functioning mode. In this state, the device is ready to accept any incoming  $I^2C$  requests and is monitoring for changes on the input ports.

## 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The TCA9537 has a standard bidirectional I<sup>2</sup>C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I<sup>2</sup>C bus has a specific device address to differentiate between other target devices that are on the same I<sup>2</sup>C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. For more information see *Understanding the I<sup>2</sup>C Bus* application report, SLVA704.

The physical  $I^2C$  interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the  $I^2C$  lines. For further details, see  $I^2C$  Pull-up Resistor Calculation application report, SLVA689. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See Interface Definition.

Figure 8-3 and Figure 8-4 show the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
  - Controller-transmitter sends a START condition and addresses the target-receiver.
  - · Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - · Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.
  - Controller-receiver terminates the transfer with a STOP condition.




Figure 8-3. Definition of Start and Stop Conditions






Figure 8-4. Bit Transfer

#### 8.5.1.1 Writes

To write on the  $I^2C$  bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the  $R/\overline{W}$  bit) set to 0, which signifies a write. After the target sends the acknowledge bit, the controller then sends the register address of the register to which it wishes to write. The target acknowledges again, letting the controller know it is ready. After this, the controller starts sending the register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

See the *Control Register and Command Byte* section to see list of the TCA9537 internal registers and a description of each one.

Figure 8-5 shows an example of writing a single byte to a target register.

Controller controls SDA line
Target controls SDA line

Write to one register in a device




Figure 8-5. Write to Register

Figure 8-6 shows the Write to Output Port Registers.






Figure 8-6. Write to Output Port Register

#### 8.5.1.2 Reads

The bus controller first must send the TCA9537 address with the LSB set to a logic 0 (see Table 8-1 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA9537 (see Figure 8-8). The command byte does not increment automatically. If multiple bytes are read, data from the specified command byte/register is going to be continuously read.

Figure 8-7 shows an example of reading a single byte from a target register.

Controller controls SDA line
Target controls SDA line

Read from one register in a device





Figure 8-7. Read from Register

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte, additional bytes may be read, but the same register specified by the command byte is read.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.





- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from the P port (see Figure 8-7 for these details).

Figure 8-8. Read Input Port Register

#### 8.5.2 Software Reset Call

The Software Reset call is a command send from the controller on the I<sup>2</sup>C bus that instructs all devices that support the command to be reset to power-up values. In order for it to function as expected, the I<sup>2</sup>C bus must be functional and no devices can be hanging the bus.

The Software Reset Call is defined as the following steps:

- 1. A START condition is sent by the I<sup>2</sup>C bus controller.
- 2. The address used is the reserved General Call I<sup>2</sup>C bus address '0000 000' with the  $R/\overline{W}$  bit set to 0. The byte sent is 0x00.
- 3. Any devices supporting the General Call functionality will ACK. If the R/W bit is set to 1 (read), the device will NACK.
- 4. Once the General Call address is acknowledged, the controller sends only 1 byte of data equal to 0x06. If the data byte is any other value, the device will NOT acknowledge or reset. If more than 1 byte is sent, no more bytes will be acknowledged, and the device will ignore this I<sup>2</sup>C message, considering it invalid.
- 5. After the 1 byte of data (0x06) is sent, the controller sends a STOP condition to end the Software Reset sequence. A repeated START condition will be ignored by the device, and no reset is performed.

Once the above steps are completed successfully, the device performs a reset. This clears all register values back to power-on defaults. All P-ports are configured as inputs.

#### 8.6 Register Maps

#### 8.6.1 Device Address

Table 8-1 shows the fixed 7-bit address of the device. Note that I<sup>2</sup>C uses a 7-bit address with a 1-bit READ/WRITE bit for the LSB.

Table 8-1. Device Address

Device	A6	A5	A4	A3	A2	A1	A0	Hex	Decimal
TCA9537	1	0	0	1	0	0	1	0x49	73

The last bit of the 8-bit address byte defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.



## 8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9537. This data byte states the operation (read or write) and the internal register (Input, Output, Polarity Inversion, or Configuration) that sre affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.

Table 8-2. Command Byte

COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
0x00	Input Port	Read byte	1111 XXXX
0x01	Output Port	Read/write byte	1111 1111
0x02	Polarity Inversion	Read/write byte	0000 0000
0x03	Configuration	Read/write byte	1111 1111

## 8.6.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level. See Table 8-3.

Before a read operation, a write transmission is sent with the command byte to instruct the I<sup>2</sup>C device that the Input Port register will be accessed next.

Table 8-3. Register 0 (Input Port Register)

BIT	17	16	15	14	13	12	11	10
ы		Not I	Used		13	12	"	10
DEFAULT	1	1	1	1	Х	Х	Х	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value. See Table 8-4.

Table 8-4. Register 0x01 (Output Port Register)

BIT	07	O6	O5	04	O3	02	01	00
ы		Not	Jsed		03	02	01	00
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained. See Table 8-5.

Table 8-5. Register 0x02 (Polarity Inversion Register)

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DI1		Not l	Jsed		INO			INU
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output. See Table 8-6.



Table 8-6. Register 0x03 (Configuration Register)

BIT	C7	C6	C5	C4	C3	C2	C1	CO
ы		Not !	Jsed		CS	02		C0
DEFAULT	1	1	1	1	1	1	1	1



## 9 Application Information Disclaimer


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

## 9.2 Typical Application

This section discusses a typical application in which the device is used to both handle an interrupt input, and output several control signals.



- A. P0, P2, and P3 are configured as outputs.
- B. P1 is configured as an input.

Figure 9-1. Typical Application

### 9.2.1 Design Requirements

### 9.2.1.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, they are normally connected to  $V_{CC}$  through a resistor as shown in Section 9.2. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The supply current,  $I_{CC}$ , increases as  $V_{IN}$  becomes lower than  $V_{CC}$ .

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off. Figure 9-2 shows a high-value resistor in parallel with the LED. Figure 9-3 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.




Figure 9-2. High-Value Resistor in Parallel with the LED




Figure 9-3. Device Supplied by a Lower Voltage

### 9.2.2 Detailed Design Procedure

The pull-up resistors,  $R_P$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the  $I^2C$  bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$  as shown in Equation 1:

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$  as shown in Equation 2:

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9537,  $C_i$  for SCL or  $C_{io}$  for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## 9.2.3 Application Curves




Figure 9-4. Maximum Pullup Resistance ( $R_{p(max)}$ ) vs Bus Capacitance ( $C_b$ )




Figure 9-5. Minimum Pullup Resistance ( $R_{p(min)}$ ) vs Pullup Reference Voltage ( $V_{DPUX}$ )



## 10 Power Supply Recommendations

## 10.1 Power-On Reset

In the event of a glitch or data corruption, the TCA9537 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in and Figure 10-1.




Figure 10-1. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 10-1 specifies the performance of the power-on reset feature for the device for both types of power-on reset.

Table 10-1. Recommended Supply Sequencing And Ramp Rates

	PARAMETER <sup>(1)</sup>		MIN	MAX	UNIT
V <sub>CC_FT</sub>	Fall rate	See Figure 10-1	1		ms
V <sub>CC_RT</sub>	Rise rate	See Figure 10-1	0.1		ms
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN}$ – $50$ mV or when $V_{CC}$ drops to GND)	See Figure 10-1	2		μs
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$ = 1 $\mu s$	See Figure 10-2		1.2	V
V <sub>CC_GW</sub>	Glitch width that does not cause a functional disruption when $V_{CC\_GH}$ = 0.5 × $V_{CC}$ (For VCC > 3 V)	See Figure 10-2		10	μs

(1) All supply sequencing and ramp rate values are measured at  $T_A = 25$ °C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 10-2 and Table 10-1 provide more information on how to measure these specifications.




Figure 10-2. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 10-3 and Table 10-1 provide more details on this specification.






Figure 10-3. V<sub>POR</sub>



## 11 Layout

## 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9537, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for  $I^2$ C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9537 as possible.

For the layout example provided, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (VCC) and ground (GND). However, a 4-layer board is preferable for boards with higher density signal routing. On a 4-layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to VCC or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated.

## 11.2 Layout Example




Figure 11-1. Layout Example (DGS)



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9537DGSR	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	2l3T
TCA9537DGSR.A	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	2l3T

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Nov-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9537DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Nov-2024



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TCA9537DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0	



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated