
Verilog Exercise Simple ALU

2017/10/25

Simple ALU

 Use behavior model and "case" to implement ALU module



The relationship between signal C and operation

when

```
C = 1 do + operation
```

default src_a

Required interface

```
`timescale 1 ns/ 1 ns

module alu (src_a, src_b, c, data_out);

input [7:0] src_a, src_b;
input [2:0] c;
output [7:0] data_out;

Implement code here...
```



endmodule

testbench

```
`timescale 1 ns/1 ns
module testbench:
reg [7:0] src a, src b;
req [2:0] c;
wire [7:0] data out;
alu ALU instance (.src a(src a), .src b(src b),
       .c(c), .data out(data out) );
initial
begin
 src a = 8'h55; // Time = 0
 src b = 8'hla;
 c = 3'b000;
 #50; // Time = 50
 c = 3'b001;
 #50; // Time = 100
 c = 3'b010;
 #50; // Time = 150
 c = 3'b011:
 #50; // Time = 200
 c = 3'b100;
 #50; // Time = 250
 c = 3'b101:
 #50; // Time = 300
 c = 3'b110;
 #50; // Time = 350
 c = 3'b111;
end
endmodule
```

waveform

output

