
Verilog Tutorial


Outline

- Verilog & Examples
- Major Data Type
- Operations
- Behavior Modeling
- Structure Modeling

IC Design Flow



Full Adder for Example



module module_name (port_name);

port declaration

data type declaration


task & function declaration

module functionality or structure

timing specification


endmodule

32-bit Full Adder: example 1




```
port name
1 module Full Adder (sum, cout, a, b, ci);
 2
                                         port declaration
   // Interface
   input
                         a, b
            [31:0]
                         ci;
   input
   output [31:0]
                         sum;
    output
                         cout;
                                   data type declaration a
                                                                         a+b+ci
                                                                                  temp
                                                                                        temp[31:0]
                                                                                                     sum
                         temp;
            [32:0]
    wire
10
   // Calculation (with Continuous Assignment)
                                                                                        temp[32]
    assign temp = a + b + ci; ~
                                                                                                     cout
    assign sum = temp[31:0];
    assign cout = temp[32];
                                       module functionality
15
                                                                                                   6
   endmodule
```

32-bit Full Adder: example 2



```
1 - module Full Adder (sum, cout, a, b, ci);
 2
   // Interface
   input
            [31:0]
                         a, b;
                                                                     a+b+ci
                                                                                       [31:0]
    input
                         ci;
                                                                                                 - sum
    output [31:0]
                         sum;
    output
                         cout;
                                                                                       [32]
                                                                                                 - cout
   // Calculation (with Continuous Assignment)
    assign {cout, sum} = a + b + ci;
11
    endmodule
```

32-bit Full Adder: example 3



```
1 - module Full Adder (sum, cout, a, b, ci);
2
3 // Interface
    input
            [31:0]
                         a, b;
  input
                         ci;
    output [31:0]
                         sum;
                                                                        a+b+ci
                                                                                        temp[31:0]
                                                                                  temp
    output
                         cout;
                                                                                                     - sum
            [32:0]
    reg
                         temp;
10
                                                                                        temp[32]
                                                                                                     - cout
    assign sum = temp[31:0];
    assign cout = temp[32];
13
   // Calculation (with Always Procedural Block)
15 - always (a or b or ci) begin
        temp = a + b + ci;
16
17
    end
                                                                                                        8
18
```

endmodule

Wire & Register


- Can not use "reg" in left-hand side of continuous assignment.
- Can not use "wire" in left-hand side of assignment in procedural block.

```
1 - module Full Adder (sum, cout, a, b, ci);
2
   // Interface
   input
            [31:0]
                        a, b;
  input
                        ci;
   output [31:0]
                        sum;
   output
                        cout;
            [32:0]
  req
                        temp;
   // Calculation (with Continuous Assignment)
   assign temp = a + b + ci;
   assign sum = temp[31:0];
14
   assign cout = temp[32];
15
   endmodule
```

```
1 module Full Adder (sum, cout, a, b, ci);
   // Interface
    input
            [31:0]
                         a, b;
    input
                         ci;
    output
           [31:0]
                         sum;
    output
                         cout;
            [32:0]
   wire
                         temp;
    assign sum = temp[31:0];
    assign cout = temp[32];
13
   // Calculation (with Always Procedural Block)
15 - always@(a or b or ci) begin
16
        temp = a + b + ci;
17
    end
18
   endmodule
  Error: (13): (vlog-2110) Illegal reference to net "temp"
```

^{**} Error: (12): Register is illegal in left-hand side of continuous assignment

64-bit Full Adder




```
1 - module Full Adder (sum, cout, a, b, ci);
                                                   1 - module Full Adder 64 (sum, cout, a, b, ci);
2
   // Interface
                                                      // Interface
   input
           [31:0]
                        a, b;
                                                      input
                                                               [63:0]
                                                                            a, b;
    input
                        ci;
                                                      input
                                                                            ci;
    output
           [31:0]
                        sum;
                                                      output [63:0]
                                                                            sum;
    output
                        cout;
                                                      output
                                                                            cout;
9
    reg
            [32:0]
                        temp;
                                                   9
                                                      wire
                                                                            temp;
10
    assign sum = temp[31:0];
                                                      // Calculation (with 32-bit Full Adder Module)
12
    assign cout = temp[32];
                                                                       FA Low (sum[31:0] , temp, a[31:0] , b[31:0] , ci );
                                                     Full Adder
13
                                                      Full Adder
                                                                       FA High(sum[63:32], cout, a[63:32], b[63:32], temp);
   // Calculation (with Always Procedural Block)
15 - always (a or b or ci) begin
                                                  15
                                                     endmodule
16
        temp = a + b + ci;
17
   end
```

18

endmodule


Test Your 64-bit Full Adder Module

Testbench



```
1 - module testbench();
2
                                                                                                                   wave - default
         [63:0]
                      a, b;
   reg
                                         File Edit View Add Format Tools Window
   reg
                      C1;
                                                                                 ↑ ♦ ⇒ EF 100 ps → EL EL EL (+) (+)
   wire [63:0]
                                          sum;
                                                                                                                        ¥
                      cout:
                                                                      Q Q Q Q
                                                    📭 🖫 🔡 🌠
 8 - initial begin
                                                                               (1500000000
     a = 15:
     b = 20:
                                                                                3500000000
     ci = 0;
11
                        Delay period
12
     #10 ←
     a = 1500000000;
14
     b = 20000000000;
     ci = 0:
15
16
     #10
17
     a = 0:
18
     b = 0;
                                                                              10 20
19
     ci = 0;
                                                                 Ops Ops
     #10
20
                                                                                                                     21
     $stop();
                                        Ops to 48 ps
                                                              Now: 30 ps Delta: 0
22
23
   // Add your modules here:
   Full_Adder_64 FA_64(sum , cout, a, b, ci);
                                                                                                                    11
26
   endmodule
```


32-bit Adder Subtractor: example 1




```
1 - module Adder Subtractor(sum, cout, a, b, ci, sel);
  // Interface
    input
            [31:0]
                         a, b;
    input
                         ci;
    input
                         sel;
    output [31:0]
                         sum;
    output
                         cout;
                                                                                     sel
10
    reg
         [32:0]
                         temp;
                                                                             a+b+ci
11
    assign sum = temp[31:0];
13
    assign cout = temp[32];
                                                                                          temp
                                                                                                   temp[31:0]
                                                                                                                 sum
   // Calculation (with Always Procedural Block)
                                                                              a-b-ci
16 - always@ (a or b or ci or sel) begin
17 F
      if(sel) begin
                                                                                                   temp[32]
        temp = a - b - ci;
18
                                                                                                                 cout
      end
19
20 F
      else begin
        temp = a + b + ci;
21
      end
                                                                                                                 12
    end
23
24
```

endmodule

32-bit Adder Subtractor: example 2




```
1 - module Adder Subtractor(sum, cout, a, b, ci, sel);
2
   // Interface
    input
            [31:0]
                         a, b;
    input
                         ci;
    input
                         sel:
    output
            [31:0]
                         sum;
    output
                         cout;
10
    // Calculation (with Continuous Assignment)
    assign (cout, sum) = (sel) ? a-b-ci : a+b+ci;
12
    endmodule
```



Test Your 64-bit Adder Subtractor Module

Testbench




```
1 - module testbench();
2
          [63:0]
                       a, b;
    rea
                       ci;
   reg
    rea
                       sel;
    wire [63:0]
                       sum;
    wire
                       cout;
9 - initial begin
      a = 15:
10
      b = 20:
11
12
      ci = 0;
13
      sel = 0;
14
      #10
15
      a = 15000000000;
16
      b = 20000000000;
17
      ci = 0;
      sel = 1;
18
19
      #10
20
      a = 0:
      b = 0:
21
22
      ci = 0;
      sel = 0;
23
      #10
24
      $stop();
26
    end
27
    // Add your modules here:
    Adder Subtractor 64 AS 64(sum , cout, a, b, ci, sel);
30
```

endmodule

```
wave - default
File Edit View Add Format Tools Window
                                           🦠 🍱 🛺 🍱
                                                          ↑ ♦ ₩ | IF | 100 ps → IL IL IL IL IP (P) (P)
  D 🚅 🔲 🞒 👢 🛂 🛍 🛍 🗠 🗎 🐪 🚉 🥞
                                          Q Q Q Q
                 🧸 🔁 🔡 🐉 3+ | 🌋
                                                        115000000do
                                                        120000000do
       /testbench/AS_64/ci
       /testbench/AS 64/sel
                                                        ľ-500000000b
      /testbench/AS 64/cout
      /testbench/AS 64/temp
                                              Add
                                                                           Add
                   Cursor 1
                                    0 ps
Ops to 48 ps
                                Now: 30 ps Delta: 0
```

32-bit Adder Subtractor with Clock




```
1 - module Adder Subtractor (sum, cout, a, b, ci, sel, clk);
 2
    // Interface
    input
             [31:0]
                          a, b:
    input
                          ci;
                                                                                                clk
                                                                                         sel
                          sel;
    input
    input
                          clk:
    output
            [31:0]
                          sum;
    output
                          cout;
10
          [32:0]
11
                          temp;
    reg
                                                                                 a+b+ci
12
                                                                                                 Flip-flop
    assign sum = temp[31:0];
13
    assign cout = temp[32];
                                                                                                        temp[31:0]
                                                                                                                      sum
15
                                                                                  a-b-ci
   // Calculation (with Always Procedural Block)
17 - always@ (posedge clk) begin
18 🗔
      if(sel) begin
                                                                                                       temp[32]
                                                                                                                      cout
19
        temp <= a - b - ci;
20
      end
21 🗔
      else begin
22
        temp <= a + b + ci;
23
      end
                                Use non-blocking assignment!
                                                                                                                      15
24
    end
```

25

endmodule

Test 32-bit Adder Subtractor with Clock



Outline


- Verilog & Examples
- Major Data Type
- Operations
- Behavior Modeling
- Structure Modeling

Major Data Type

- Nets (Wires)
- Registers
- Parameters


Nets

- Net data type represent physical connections between structural entities.
- A net must be driven by a driver, such as a gate or a continuous assignment.
- Verilog automatically propagates new values onto a net when the drivers change value.




Registers

- Registers represent abstract storage elements.
- A register holds its value until a new value is assigned to it.
- Registers are used extensively in behavior modeling.



Common Mistake in Choosing Data Type

 An output port can be driven by a net or a register, but it can only drive a net.



Parameters

- Parameters are not variables, they are constants.
- Typically parameters are used to specify delays and width of variables.

```
module var_mux(out, i0, i1, sel);
parameter width = 2, delay = 1;
output [width-1:0] out;
input [width-1:0] i0, i1;
input sel;

assign #delay out = sel ? i1 : i0;
endmodule
```

- if *sel* = 1, then *i1* will be assigned to *out*;
- if *sel* = 0, then *i0* will be assigned to *out*;

Integer & Real Numbers

```
16 --- 32 bits decimal
8'd16
8'h10
8'b0001 0000
8'020
32'bx --- 32 bits x
2'b1? --- "?" represents a high impedance bit
6.3
5.3e-4
6.2E3
```

Outline

- Verilog & Examples
- Major Data Type
- Operations
- Behavior Modeling
- Structure Modeling

Continuous Assignments

 Any changes in the RHS of the continuous assignment are evaluated and the LHS is updates.

assign #2 out = in; out \rightarrow 2

RHS can be

- Expression
 - assign and_out = i1 & i2;
- Value
 - assign net_1 = 1;
- Other net
 - assign net_a = net_b;

continuous assignment

```
module inv_array(out, in);
output [31:0] out;
input [31:0] in;
assign out = ~in;
endmodule
```

Example

gate-level modeling

```
module inv_array(out, in);
output [31:0] out;
input [31:0] in;

not G0(out[0], in[0]);
.....
not G31(out[31], in[31]);
endmodule
```

Operations

arithmetic operator operator operation + arithmetic addition - arithmetic substraction * arithmetic multiplication / arithmetic division % arithmetic modulus

other operator	rs
operator	operation
>>	logical shift right
<<	logical shift left
==, !=	equality
===, !==	identity
?:	conditional
{}	concatenate
{{}}	replicate

operator	operation	
&	unary reduction AND	
~&	unary reduction NAND	
	unary reduction OR	
~	unary reduction NOR	
^	unary reduction XOR	
~^	unary reduction XNOR	

 unary operation will preform the operation on each bit of the operand and get a one-bit result.

|8'b00101101 is 1'b1

bit-wise operators

operator	operation
~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
~^	bit-wise XNOR

 binary bit-wise operation will perform the operation one bit of a operand and its equivalent bit on the other operand to calculate one bit for the result.

(8'b11110000 & 8'b00101101) is 8'b00100000

logical operators

operator	operation
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	logical identity
!==	the inverse of ===

logical operator operate with logic values. (non-zero is true, and zero value is false).

if(sel == 4'h03) else

Shift Operator

```
module shift_register(reg_out, reg_in);
output [5:0] reg_out;
input [5:0] reg_in;

parameter shift = 3;
assign reg_out = reg_in << shift;
endmodule</pre>
```


examples:

reg_in = 6'b011100
reg_in << 3
$$\rightarrow$$
 100000
reg_in >> 3 \rightarrow 000011

Conditional Operator

```
module MUX4_1(out, i0, i1, i2, i3, sel);
output [3:0] out;
input [3:0] i0, i1, i2, i3;
input [1:0] sel;

assign out = (sel == 2'b00) ? i0 :
        (sel == 2'b01) ? i1 :
        (sel == 2'b01) ? i2 :
        (sel == 2'b01) ? i3 :
        4'bx;
endmodule
```



Concatenation & Replication Operator

▼ Concatenation operator in LHS

```
module add_32 (co, sum, a, b, ci);
output co;
output [31:0] sum;
input [31:0] a, b;
input ci;
assign #100 {co, sum} = a + b + ci;
endmodule
```

▼ Bit replication to produce *01010101*

```
assign byte = \{4\{2'b01\}\};
```

▼ Sign Extension

```
assign word = \{\{8\{byte[7]\}\}, byte\};
```

Outline

- Verilog & Examples
- Major Data Type
- Operations
- Behavior Modeling
- Structure Modeling

Behavior Modeling

- At system level, system's functional view is more important than implementation.
 - You do not have any idea about how to implement your netlist.
 - The data flow of this system is analyzed,
 - You may need to explore different design options.
- Behavior modeling enables you to describe the system at a high-level of abstraction.
- All you need to do is to describe the behavior of your design.

Behavior Modeling

- In behavior modeling, you must describe your circuits'...
 - Action
 - How do you model your circuit's behaviors?
 - Timing control
 - At what time do what thing.
 - At what condition do what thing.
- Verilog supports the following constructs to model circuits' behavior
 - Procedural block
 - Procedural assignment
 - Timing control
 - Control statement

Procedural Blocks


- In Verilog, procedural blocks are the basic of behavior modeling.
 - You can describe one behavior in one procedural block
- Procedural blocks are of two types
 - Initial procedural block
 - Which execute only once
 - Always procedural block
 - Which execute in a loop

initial		
С		
С		
С		
С		


_		always	С
	c		
	c		
	c		
	c		

Procedural Blocks (Cont.)

- All procedural blocks are activated at simulation time 0
 - With enabling condition, the block will not ne execute until the enabling condition evaluates to TRUE
 - Without enabling condition, the block will be executed immediately.



Procedural Blocks (Cont.)



Procedural Assignment

 Procedural assignments drive values or expressions onto registers.

Procedural Assignments

- A continuous assignment statement cannont be inside procedural blocks.
- A procedural assignment statement must be inside procedural blocks.

Non-blocking Procedural Assignment

Blocking procedural assignment

```
always@(posedge clock) begin

x = a;

y = x;

z = y;

end
x = a
y = x \rightarrow y = x
z = y
z = x
```

Non-blocking procedural assignment

```
always@(posedge clock) begin x \le a; y \le x; z \le y; end Shift register x = a y = x_old z = y_old
```

Conditional Statements

If and If-Else Statement

```
if (expression)
statement
else
statement
```

```
if (expression)
statement
else if (expression)
statement
else
statement
```

Example

```
if (rega >= regb)
  result = 1;
else
  result = 0;
```

```
if (index > 0)
  if (rega > regb)
    result = rega;
  else
    result = 0;
else
  $\frac{1}{2}$ Sdisplay("* Warning * index is equal or small than 0!");
```

Conditional Statements

Case Statement


```
'define pass_accum 4'b0000
'define pass_data 4'b0001
'define ADD 4'b0010
```


Outline

- Verilog & Examples
- Major Data Type
- Operations
- Behavior Modeling
- Structure Modeling

Structure Modeling


 In structural modeling, you connect components with each other to create a more complex component.





Structure Modeling

half adder



```
full adder
```

```
A B CarryIn

a b sum co

Sum CarryOut
```

```
module HA(a,b,sum,co);
input a, b;
output sum, co;
assign sum = a ^ b;
assign co = a & b;
endmodule
```

HA.v

```
module FA(A,B,CarryIn,Sum,CarryOut);
input A, B, CarryIn;
output Cum, CarryOut;
wire sum0, sum1, co0
HA ha0(A,B,sum0,co0);
HA ha1(co0,CarryIn,sum1,CarryOut);
assign Sum = sum0 ^ sum1;
endmodule
```