

Prof. Judy L. Hoyt

Department of Electrical Engineering & Computer Science, Massachusetts Institute of Technology, 60 Vassar Street, 39-427a Cambridge, MA 02139, United States

Tel: +1- 617-452-2873

Email: jlhoyt@mtl.mit.edu

Education:

Ph. D. in Applied Physics, Stanford University, (1987)

B.S. in in Physics and Applied Mathematics, University of California, Berkeley, (1981)

Biography:

Judy L. Hoyt is a Professor in Electrical Engineering and Computer Science (EECS) at MIT. Dr. Hoyt received the B.S. degree in Physics and Applied Mathematics from the University of California, Berkeley in 1981, and the Ph.D. degree in Applied Physics from Stanford University in December, 1987. From 1988 through 1999 Dr. Hoyt was a Senior Research Scientist in Electrical Engineering at Stanford University. In January 2000, she joined the faculty at MIT in the Department of Electrical Engineering and Computer Science. She is presently serving as Associate Director within the Microsystems Technology Laboratories (MTL).

Publications:**Books**

J.L. Hoyt, "Substitutional Carbon Incorporation and Electronic Characterization of Si_{1-y}Cy and SiGeC Grown by RTCVD," book chapter for volume edited by S. Pantelides and S. Zollner, Silicon-Germanium Carbon Alloys, Growth, Properties and Applications, (Taylor & Francis, NY, 2002), pp. 59–89.

Co-edited Conference Proceedings, Strained Layer Epitaxy Materials, Processing, and Device Applications, ed. E. Fitzgerald, J. Hoyt, K.-Y. Cheng and J. Bean, Symposium Proceedings, Vol 379, (Mat. Res. Soc., Pittsburgh, PA, 1995).

J.L. Hoyt, "Rapid Thermal Processing-based Epitaxy," book chapter in Rapid Thermal Processing: Science and Technology, ed. by R.B. Fair, (Academic Press, San Diego, CA, 1993), pp. 13-43. Articles

Articles

T. Yu, U. Radhakrishna, J.L. Hoyt, and D.A. Antoniadis, "Quantifying the Impact of Gate Efficiency on Switching Steepness of Quantum-Well Tunnel-FETs: Experiments, Modeling, and Design Guidelines," IEDM, Dec. 2015.

E. Polyzoeva, S.A. Hadi, A. Nayfeh, and J. L. Hoyt, "Reducing optical and resistive losses in graded silicon-germanium buffer layers for silicon based tandem cells using step-cell design," AIP Advances 5, 057161 (2015).

W. Chern, P. Hashemi, J.T. Teherani, D.A. Antoniadis, and J.L. Hoyt, "Record hole mobility at high vertical fields in planar strained germanium on insulator with asymmetric strain," IEEE Electron Device Letters, v 35, n 3, p 309-11, March 2014.

J. Teherani, W. Chern, D. Antoniadis, and J. Hoyt, “Ultra-Thin, High Quality HfO₂ on Strained-Ge MOS Capacitors with Low Leakage Current,” ECS Transactions (also presented at the ECS SiGe, Ge, and Related Compounds Symposium), vol. 64, no. 6, pp. 267-271, Oct. 2014.

T. Yu, J. Teherani, D. A. Antoniadis, and J. L. Hoyt, “Effects of substrate leakage and drain-side thermal barriers in In_{0.53}Ga_{0.47}As/GaAs_{0.5}Sb_{0.5} quantum-well tunneling field-effect transistors,” Appl. Phys. Express, vol. 7, no. 9, p. 094201, Sep. 2014.

Citation list:

Lee, M. L., Fitzgerald, E. A., Bulsara, M. T., Currie, M. T., & Lochtefeld, A. (2005). Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors. *Journal of Applied Physics*, 97(1), 1.

Thompson, S. E., Armstrong, M., Auth, C., Alavi, M., Buehler, M., Chau, R., ... & Jan, C. H. (2004). A 90-nm logic technology featuring strained-silicon. *IEEE Transactions on Electron Devices*, 51(11), 1790-1797.

Thompson, S. E., Sun, G., Choi, Y. S., & Nishida, T. (2006). Uniaxial-process-induced strained-Si: Extending the CMOS roadmap. *IEEE Transactions on Electron Devices*, 53(5), 1010-1020.

Paul, D. J. (2004). Si/SiGe heterostructures: from material and physics to devices and circuits. *Semiconductor Science and Technology*, 19(10), R75.

Sun, Y., Thompson, S. E., & Nishida, T. (2007). Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors. *Journal of Applied Physics*, 101(10), 104503.

Citation counts:

4,852

