



## Volkan Kursun

Associate Professor, The Hong Kong University of Science and  
energy-efficient/mobile computing  
novel robust and high-performance systems-on-...

	All	Since 2013
Citations	4065	2075
h-index	31	23
i10-index	98	63

TITLE	CITED BY	YEAR
<a href="#">Multi-voltage CMOS circuit design</a> V Kursun, EG Friedman John Wiley & Sons	276	2006
<a href="#">Characterization of a novel nine-transistor SRAM cell</a> Z Liu, V Kursun IEEE transactions on very large scale integration (VLSI) systems 16 (4), 488-492	247	2008
<a href="#">Dynamically tuning processor resources with adaptive processing</a> DH Albonesi, R Balasubramonian, SG Dropsbo, S Dwarkadas, ... Computer 36 (12), 49-58	178	2003
<a href="#">Low-voltage-swing monolithic dc-dc conversion</a> V Kursun, SG Narendra, VK De, EG Friedman IEEE Transactions on Circuits and Systems II: Express Briefs 51 (5), 241-248	150	2004
<a href="#">Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor</a> V Kursun, SG Narendra, VK De, EG Friedman IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (3), 514-522	127	2003
<a href="#">Domino logic with variable threshold voltage keeper</a> V Kursun, EG Friedman IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (6 ...	118	2003
<a href="#">Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits</a> R Kumar, V Kursun IEEE Transactions on Circuits and Systems II: Express Briefs 53 (10), 1078-1082	105	2006
<a href="#">Managing static leakage energy in microprocessor functional units</a> S Dropsho, V Kursun, DH Albonesi, S Dwarkadas, EG Friedman Microarchitecture, 2002.(MICRO-35). Proceedings. 35th Annual IEEE/ACM ...	100	2002
<a href="#">Low-power and compact sequential circuits with independent-gate FinFETs</a> SA Tawfik, V Kursun IEEE Transactions on electron devices 55 (1), 60-70	96	2008
<a href="#">Sleep switch dual threshold voltage domino logic with reduced standby leakage current</a> V Kursun, EG Friedman IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (5), 485-496	92	2004
<a href="#">Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation</a> G Schrom, P Hazucha, JH Hahn, V Kursun, D Gardner, S Narendra, ... Proceedings of the 2004 international symposium on Low power electronics and ...	84	2004
<a href="#">Low power and robust 7T dual-V<sub>t</sub> SRAM circuit</a> SA Tawfik, V Kursun Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on ...	81	2008
<a href="#">A review-synthesis of carbon nanotubes from plastic wastes</a> A Bazargan, G McKay Chemical engineering journal 195, 377-391	74	2012

TITLE	CITED BY	YEAR
<a href="#">Leakage power characteristics of dynamic circuits in nanometer CMOS technologies</a> Z Liu, V Kursun IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 692-696	68	2006
<a href="#">High read stability and low leakage cache memory cell</a> Z Liu, V Kursun Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on ...	65	2007
<a href="#">Independent-gate and tied-gate FinFET SRAM circuits: Design guidelines for reduced area and enhanced stability</a> SA Tawfik, Z Liu, V Kursun Microelectronics, 2007. ICM 2007. International Conference on, 171-174	64	2007
<a href="#">Ground-bouncing-noise-aware combinational MTCMOS circuits</a> H Jiao, V Kursun IEEE Transactions on Circuits and Systems I: Regular Papers 57 (8), 2053-2065	62	2010
<a href="#">Monolithic DC-DC converter analysis and MOSFET gate voltage optimization</a> V Kursun, SG Narendra, VK De, EG Friedman null, 279	61	2003
<a href="#">Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies</a> R Kumar, V Kursun Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International ...	60	2006
<a href="#">Efficiency analysis of a high frequency buck converter for on-chip integration with a dual-<math>V_{DD}</math> microprocessor</a> V Kursun, SG Narendra, VK De, EG Friedman Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th ...	51	2002
<a href="#">Low power and high speed multi threshold voltage interface circuits</a> SA Tawfik, V Kursun IEEE transactions on very large scale integration (VLSI) systems 17 (5), 638-645	48	2009
<a href="#">Low swing dual threshold voltage domino logic</a> V Kursun, EG Friedman Proceedings of the 12th ACM Great Lakes symposium on VLSI, 47-52	47	2002
<a href="#">A systematic framework for infrastructure development through public private partnerships</a> X Zhang, S Chen IATSS research 36 (2), 88-97	42	2013
<a href="#">Node voltage dependent subthreshold leakage current characteristics of dynamic circuits</a> V Kursun, EG Friedman Quality Electronic Design, 2004. Proceedings. 5th International Symposium on ...	41	2004
<a href="#">High input voltage step-down DC-DC converters for integration in a low voltage CMOS process</a> V Kursun, SG Narendra, VK De, EG Friedman Quality Electronic Design, 2004. Proceedings. 5th International Symposium on ...	40	2004
<a href="#">Leakage-aware design of nanometer SoC</a> V Kursun, SA Tawfik, Z Liu Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on ...	39	2007
<a href="#">Dual threshold voltage and low swing domino logic circuits</a> V Kursun, EG Friedman US Patent 6,900,666	36	2005

TITLE	CITED BY	YEAR
<a href="#">Ground bouncing noise suppression techniques for data preserving sequential MTCMOS circuits</a> H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (5), 763-773	35	2011
<a href="#">Multi-threshold voltage FinFET sequential circuits</a> SA Tawfik, V Kursun IEEE transactions on very large scale integration (VLSI) systems 19 (1), 151-156	35	2011
<a href="#">Face recognition with salient local gradient orientation binary patterns</a> S Liao, ACS Chung Image Processing (ICIP), 2009 16th IEEE International Conference on, 3317-3320	33	2009
<a href="#">FinFET domino logic with independent gate keepers</a> SA Tawfik, V Kursun Microelectronics Journal 40 (11), 1531-1540	32	2009
<a href="#">Leakage biased PMOS sleep switch dynamic circuits</a> Z Liu, V Kursun IEEE Transactions on Circuits and Systems II: Express Briefs 53 (10), 1093-1097	31	2006
<a href="#">An independent-gate FinFET SRAM cell for high data stability and enhanced integration density</a> Z Liu, SA Tawfik, V Kursun SOC Conference, 2007 IEEE International, 63-66	29	2007
<a href="#">N-type carbon-nanotube MOSFET device profile optimization for very large scale integration</a> Y Sun, V Kursun Transactions on Electrical and Electronic Materials 12 (2), 43-50	28	2011
<a href="#">Genetic algorithm based on heuristic rules for high-constrained large-size single-stage multi-product scheduling with parallel units</a> Y He, CW Hui Chemical Engineering and Processing: Process Intensification 46 (11), 1175-1191	28	2007
<a href="#">Domino logic with dynamic body biased keeper</a> V Kursun, EG Friedman Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th ...	28	2002
<a href="#">Default clustering and valuation of collateralized debt obligations</a> X Peng, S Kou Working Paper	27	2009
<a href="#">CMOS voltage interface circuit for low power systems</a> V Kursun, RM Secareanu, EG Friedman 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat ...	27	2002
<a href="#">Ground bouncing noise suppression techniques for MTCMOS circuits</a> H Jiao, V Kursun Quality Electronic Design, 2009. ASQED 2009. 1st Asia Symposium on, 64-70	26	2009
<a href="#">Work-function engineering for reduced power and higher integration density: An alternative to sizing for stability in FinFET memory circuits</a> SA Tawfik, V Kursun Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, 788-791	26	2008
<a href="#">PMOS-only sleep switch dual-threshold voltage domino logic in sub-65-nm CMOS technologies</a> Z Liu, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1311-1319	26	2007

TITLE	CITED BY	YEAR
<a href="#">Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling.</a> Z Liu, V Kursun SoCC, 151-154	25	2005
<a href="#">Reactivation noise suppression with sleep signal slew rate modulation in MTCMOS circuits</a> H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (3), 533-545	24	2013
<a href="#">Multi-V<sub>th</sub> level conversion circuits for multi-VDD systems</a> SA Tawfik, V Kursun Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on ...	24	2007
<a href="#">Threshold voltage tuning for faster activation with lower noise in tri-mode MTCMOS circuits</a> H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration(VLSI) Systems 20 (4), 741-745	23	2012
<a href="#">Dual supply voltages and dual clock frequencies for lower clock power and suppressed temperature-gradient-induced clock skew</a> SA Tawfik, V Kursun IEEE transactions on very large scale integration (VLSI) systems 18 (3), 347-355	23	2010
<a href="#">Statistical data stability and leakage evaluation of FinFET SRAM cells with dynamic threshold voltage tuning under process parameter fluctuations</a> Z Liu, SA Tawfik, V Kursun Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on ...	23	2008
<a href="#">High speed FinFET domino logic circuits with independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise</a> SA Tawfik, V Kursun Microelectronics, 2007. ICM 2007. International Conference on, 175-178	23	2007
<a href="#">New MTCMOS flip-flops with simple control circuitry and low leakage data retention capability</a> Z Liu, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International ...	22	2007
<a href="#">Voltage converter utilizing independently switched inductors</a> P Hazucha, G Schrom, T Karnik, V Kursun, S Narendra US Patent 6,838,863	22	2005
<a href="#">A comprehensive comparison of data stability enhancement techniques with novel nanoscale SRAM cells under parameter fluctuations</a> H Zhu, V Kursun IEEE Transactions on Circuits and Systems I: Regular Papers 61 (5), 1473-1484	21	2014
<a href="#">Supply and threshold voltage scaling techniques in CMOS circuits</a> V Kursun University of Rochester. Department of Electrical and Computer Engineering	21	2004
<a href="#">Carbon Nanotubes Blowing New Life Into NP Dynamic CMOS Circuits.</a> Y Sun, V Kursun IEEE Trans. on Circuits and Systems 61 (2), 420-428	20	2014
<a href="#">Portfolio of FinFET memories: Innovative techniques for an emerging technology</a> SA Tawfik, V Kursun SoC Design Conference, 2008. ISOC'D'08. International 1, I-101-I-104	20	2008
<a href="#">Charge recycling between virtual power and ground lines for low energy MTCMOS</a> Z Liu, V Kursun Quality Electronic Design, 2007. ISQED'07. 8th International Symposium on ...	20	2007

TITLE	CITED BY	YEAR
<a href="#">Asymmetrical ground gating for low leakage and data robust sleep mode in memory banks</a> H Jiao, V Kursun VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on ...	19	2011
<a href="#">Teaching Excel VBA as a problem solving tool for chemical engineering core courses</a> KWW Wong, JP Barford Education for Chemical Engineers 5 (4), e72-e77	19	2010
<a href="#">Low-leakage and compact registers with easy-sleep mode</a> H Jiao, V Kursun Journal of Low Power Electronics 6 (2), 263-279	19	2010
<a href="#">FinFET technology development guidelines for higher performance, lower power, and stronger resilience to parameter variations</a> SA Tawfik, V Kursun Circuits and Systems, 2009. MWSCAS'09. 52nd IEEE International Midwest ...	19	2009
<a href="#">Dual-V<sub>DD</sub> Clock Distribution for Low Power and Minimum Temperature Fluctuations Induced Skew</a> SA Tawfik, V Kursun Quality Electronic Design, 2007. ISQED'07. 8th International Symposium on, 73-78	19	2007
<a href="#">Cascode monolithic DC-DC converter for reliable operation at high input voltages</a> V Kursun, SG Narendra, VK De, EG Friedman Analog Integrated Circuits and Signal Processing 42 (3), 231-238	19	2005
<a href="#">Noise-aware data preserving sequential MTCMOS circuits with dynamic forward body bias</a> H Jiao, V Kursun Journal of Circuits, Systems, and Computers 20 (01), 125-145	18	2011
<a href="#">Characterization of wake-up delay versus sleep mode power consumption and sleep/active mode transition energy overhead tradeoffs in MTCMOS circuits</a> Z Liu, V Kursun Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on, 362-365	18	2008
<a href="#">Compact FinFET memory circuits with p-type data access transistors for low leakage and robust operation</a> SA Tawfik, V Kursun Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on ...	18	2008
<a href="#">Fully integrated DC-to-DC regulator utilizing on-chip inductors with high frequency magnetic materials</a> DS Gardner, V Kursun, S Narendra US Patent 7,202,648	18	2007
<a href="#">Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current</a> Z Liu, V Kursun Microelectronics Journal 37 (8), 812-820	18	2006
<a href="#">Voltage optimization for temperature variation insensitive CMOS circuits</a> R Kumar, V Kursun Circuits and Systems, 2005. 48th Midwest Symposium on, 476-479	18	2005
<a href="#">Power gated SRAM circuits with data retention capability and high immunity to noise: a comparison for reliability in low leakage sleep mode</a> H Jiao, V Kursun SoC Design Conference (ISOCC), 2010 International, 5-8	17	2010

TITLE	CITED BY	YEAR
<a href="#">Characterization of new static independent-gate-biased FinFET latches and flip-flops under process variations</a> SA Tawfik, V Kursun 9th International Symposium on Quality Electronic Design, 311-316	17	2008
<a href="#">Variable threshold voltage keeper for contention reduction in dynamic circuits</a> V Kursun, EG Friedman ASIC/SOC Conference, 2002. 15th Annual IEEE International, 314-318	17	2002
<a href="#">A novel robust and low-leakage SRAM cell with nine carbon nanotube transistors</a> Y Sun, H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (9 ...	16	2015
<a href="#">Evaluating Machine Translation Utility via Semantic Role Labels.</a> C Lo, D Wu LREC	16	2010
<a href="#">Low power and stable FinFET SRAM with static independent gate bias for enhanced integration density</a> SA Tawfik, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International ...	16	2007
<a href="#">Energy efficient dual threshold voltage dynamic circuits employing sleep switches to minimize subthreshold leakage</a> V Kursun, EG Friedman Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International ...	16	2004
<a href="#">Domino logic circuit techniques for suppressing subthreshold and gate oxide leakage</a> V Kursun, Z Liu US Patent 7,855,578	15	2010
<a href="#">Tri-mode operation for noise reduction and data preservation in low-leakage multi-threshold CMOS circuits</a> H Jiao, V Kursun IFIP/IEEE International Conference on Very Large Scale Integration-System on ...	15	2010
<a href="#">Monolithic voltage conversion in low-voltage CMOS technologies</a> V Kursun, VK De, EG Friedman, SG Narendra Microelectronics Journal 36 (9), 863-867	15	2005
<a href="#">A design methodology for temperature variation insensitive low power circuits</a> R Kumar, V Kursun Proceedings of the 16th ACM Great Lakes symposium on VLSI, 410-415	14	2006
<a href="#">A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability</a> SM Salahuddin, H Jiao, V Kursun Quality Electronic Design (ISQED), 2013 14th International Symposium on, 353-358	13	2013
<a href="#">Data stability enhancement techniques for nanoscale memory circuits: 7T memory design tradeoffs and options in 80nm UMC CMOS technology</a> H Zhu, V Kursun SoC Design Conference (ISOCC), 2010 International, 158-161	13	2010
<a href="#">Low swing domino logic circuits</a> V Kursun, Z Liu US Patent 7,764,087	13	2010
<a href="#">NAO: a framework to enable efficient mobile offloading</a> Y Ding, T Savolainen, J Korhonen, S Tarkoma, P Hui, M Kojo Proceedings of the Workshop on Posters and Demos Track, 8	12	2011



TITLE	CITED BY	YEAR
<a href="#">Application-specific selection of 6T SRAM cells offering superior performance and quality with a triple-threshold-voltage CMOS technology</a> H Zhu, V Kursun Quality Electronic Design (ASQED), 2011 3rd Asia Symposium on, 68-73	12	2011
<a href="#">Robust FinFET memory circuits with p-type data access transistors for higher integration density and reduced leakage power</a> SA Tawfik, V Kursun Journal of Low Power Electronics 5 (4), 497-508	12	2009
<a href="#">Temperature-adaptive energy reduction for ultra-low power-supply-voltage subthreshold logic circuits</a> R Kumar, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International ...	12	2007
<a href="#">Low energy MTCMOS with sleep transistor charge recycling</a> Z Liu, V Kursun Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, 891-894	12	2007
<a href="#">Temperature variation insensitive energy efficient CMOS circuits in a 65nm CMOS technology</a> R Kumar, V Kursun Circuits and Systems, 2006. MWSCAS'06. 49th IEEE International Midwest ...	12	2006
<a href="#">Uniform carbon nanotube diameter and nanoarray pitch for VLSI of 16nm p-channel MOSFETs</a> Y Sun, V Kursun VLSI and System-on-Chip (VLSI-SoC), 2011 IEEE/IFIP 19th International ...	11	2011
<a href="#">Sleep transistor forward body bias: An extra knob to lower ground bouncing noise in MTCMOS circuits</a> H Jiao, V Kursun SoC Design Conference (ISOC), 2009 International, 216-219	11	2009
<a href="#">Modeling of temperature effects on nano-cmos devices with the predictive technologies</a> R Kumar, V Kursun Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, 694-697	11	2007
<a href="#">Robust dynamic node low voltage swing domino logic with multiple threshold voltages</a> Z Liu, V Kursun Quality Electronic Design, 2006. ISQED'06. 7th International Symposium on, 6 ...	11	2006
<a href="#">Cascode buffer for monolithic voltage conversion operating at high input supply voltages</a> V Kursun, G Schrom, VK De, EG Friedman, SG Narendra Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 464-467	11	2005
<a href="#">Adaptive genetic algorithm based on population entropy estimating</a> R Jiang, Y Luo, D Hu, K Szeto Journal of Tsinghua University (Sci & Tech)	11	2002
<a href="#">Performance investigations of reinforced magnesium phosphate concrete beams under accelerated corrosion conditions by multi techniques</a> H Pei, Z Li, J Zhang, Q Wang Construction and Building Materials 93, 989-994	10	2015
<a href="#">Uniform diameter and pitch co-design of 16nm n-type carbon nanotube channel arrays for VLSI</a> Y Sun, V Kursun Quality Electronic Design (ASQED), 2011 3rd Asia Symposium on, 211-216	10	2011

TITLE	CITED BY	YEAR
<a href="#">Stability enhancement techniques for nanoscale SRAM circuits: A comparison</a> SA Tawfik, V Kursun SoC Design Conference, 2008. ISOC'08. International 1, I-113-I-116	10	2008
<a href="#">Buffer insertion and sizing in clock distribution networks with gradual transition time relaxation for reduced power consumption</a> SA Tawfik, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International ...	10	2007
<a href="#">Voltage optimization for simultaneous energy efficiency and temperature variation resilience in CMOS circuits</a> R Kumar, V Kursun Microelectronics journal 38 (4-5), 583-594	10	2007
<a href="#">Dynamic wordline voltage swing for low leakage and stable static memory banks</a> SA Tawfik, V Kursun Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on ...	9	2008
<a href="#">High read stability and low leakage SRAM cell based on data/bitline decoupling</a> Z Liu, V Kursun SOC Conference, 2006 IEEE International, 115-116	9	2006