
Scopus Search Sources Alerts Lists Help SciVal Register Login

## Author details



	ne $\Sigma$ $\Delta$ Modulator with Fully Digital duction Algorithm Employing a 7	Briseno-Vidrios, C., Edward, A., Rashidi, N., Silva-Martinez, J.	2016	IEEE Journal of Solid- State Circuits	1
View at Publisher Fi	ind it 🥱 NTU				
	er and 38 dB Linear Gain PA With 9 GHz in 40 nm CMOS	Qian, H., Liu, Q., Silva- Martinez, J., Hoyos, S.	2016	IEEE Journal of Solid- State Circuits	3
View at Publisher Fi	ind it 6 NTU				
	urrent-Mode Adder- Quantizer -Time Sigma-Delta Modulators	Park, CJ., Onabajo, M., Geddada, H.M., Karsilayan, A.I., Silva- Martinez, J.	2015	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	3
View at Publisher <b>Fi</b>	ind it 6 NTU				
	R CT-ΣΔ modulator with single and a broadband low-power g technique	Briseno-Vidrios, C., Edward, A., Shafik, A., Palermo, S., Silva- Martinez, J.	2015	IEEE Symposium on VLSI Circuits, Digest of Technical Papers	6
View at Publisher Fi	ind it 6 NTU				
A 44.9% PAE digitally- 40 nm CMOS	assisted linear power amplifier in	Qian, H., Silva- Martinez, J.	2015	Proceedings - 2014 IEEE Asian Solid-State Circuits Conference, A-SSCC 2014	3
View at Publisher Fi	ind it 6 NTU				
simultaneous regulation	silient current mode logic with ns for time constant, voltage nd DC gain using time-reference- g chain	Jeon, HJ., Silva- Martinez, J., Hoyos, S.	2015	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	0
View at Publisher Fi	ind it 🥱 NTU				
A 0.6ps jitter 2-16 GHz synthesizer for broadba	t 130nm CMOS frequency and applications	Lo, YC., Rashidi, N., Hwang, YH., Silva- Martinez, J.	2015	Proceedings - IEEE International Symposium on Circuits and Systems	0
View at Publisher Fi	ind it 🥱 NTU				
Design techniques to ir continuous-time ΔΣ ΑΕ	mprove blocker tolerance of OCs	Geddada, H.M., Park, CJ., Jeon, HJ., (), Karsilayan, A.I., Garrity, D.	2015	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	4
View at Publisher <b>Fi</b>	ind it 💪 NTU				
Efficient Broadband Cu	urrent-Mode Adder- Quantizer -Time Sigma–Delta Modulators	Park, C., Onabajo, M., Geddada, H. M., Karsilayan, A. I., Silva- Martinez, J.	2014	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	1
Efficient Broadband Cu Design for Continuous-	urrent-Mode Adder- Quantizer -Time Sigma–Delta Modulators	Geddada, H. M., Karsilayan, A. I., Silva-	2014	Very Large Scale Integration (VLSI)	1
Efficient Broadband Cu Design for Continuous-	urrent-Mode Adder- Quantizer -Time Sigma–Delta Modulators  ind it  NTU  Improve Blocker Tolerance of	Geddada, H. M., Karsilayan, A. I., Silva-	2014	Very Large Scale Integration (VLSI) Systems	1
Efficient Broadband Cu Design for Continuous- View at Publisher  Fi Design Techniques to I Continuous-Time ΔKho	Interest Mode Adder Quantizer -Time Sigma—Delta Modulators  Ind it S NTU  Improve Blocker Tolerance of cyrillic ADCs	Geddada, H. M., Karsilayan, A. I., Silva- Martinez, J.  Geddada, H.M., Park, CJ., Jeon, HJ., (), Karsilayan, A.I.,		Very Large Scale Integration (VLSI) Systems Article in Press  IEEE Transactions on Very Large Scale Integration (VLSI)	1
Efficient Broadband Cu Design for Continuous- View at Publisher  Fi Design Techniques to I Continuous-Time ΔKho	urrent-Mode Adder- Quantizer -Time Sigma–Delta Modulators  ind it  NTU  Improve Blocker Tolerance of cyrillic ADCs	Geddada, H. M., Karsilayan, A. I., Silva- Martinez, J.  Geddada, H.M., Park, CJ., Jeon, HJ., (), Karsilayan, A.I., Garrity, D.	2014	Very Large Scale Integration (VLSI) Systems  Article in Press  IEEE Transactions on Very Large Scale Integration (VLSI) Systems  Article in Press	
Efficient Broadband Cu Design for Continuous- View at Publisher  Fi Design Techniques to I Continuous-Time ΔKho View at Publisher  Fi A Process-Variation Re Simultaneous Regulation Swing, Level Shifting,	Ind it NTU  Inspect of Cyrillic ADCs  Ind it NTU  Essilient Current Mode Logic With ons for Time Constant, Voltage and DC Gain Using Time-	Geddada, H. M., Karsilayan, A. I., Silva- Martinez, J.  Geddada, H.M., Park, CJ., Jeon, HJ., (), Karsilayan, A.I.,		Very Large Scale Integration (VLSI) Systems  Article in Press  IEEE Transactions on Very Large Scale Integration (VLSI) Systems  Article in Press  IEEE Transactions on Very Large Scale Integration (VLSI) Systems	1 1 0
Efficient Broadband Ct. Design for Continuous- View at Publisher  Fi  Design Techniques to Continuous-Time ΔKho View at Publisher  A Process-Variation Re Simultaneous Regulati Swing, Level Shifting, a Reference-Based Ada	Ind it NTU  Inspect of Cyrillic ADCs  Ind it NTU  Essilient Current Mode Logic With ons for Time Constant, Voltage and DC Gain Using Time-	Geddada, H. M., Karsilayan, A. I., Silva- Martinez, J.  Geddada, H.M., Park, CJ., Jeon, HJ., (), Karsilayan, A.I., Garrity, D.  Jeon, HJ., Silva-	2014	Very Large Scale Integration (VLSI) Systems  Article in Press  IEEE Transactions on Very Large Scale Integration (VLSI) Systems  Article in Press  IEEE Transactions on Very Large Scale Integration (VLSI)	

The data displayed above is compiled exclusively from articles published in the Scopus database. To request corrections to any inaccuracies or provide any further feedback, please contact us (registration required). The data displayed above is subject to the privacy conditions contained in the privacy policy.

About Scopus Language Customer Service

What is Scopus 日本語に切り替える
Content coverage 切換到简体中文
Scopus blog 切換到繁體中文
Scopus API Русский язык

Help Contact us

**ELSEVIER** 

Privacy matters

Terms and conditions Privacy policy

Copyright © 2017 Elsevier B.V. All rights reserved. Scopus® is a registered trademark of Elsevier B.V. Cookies are set by this site. To decline them or learn more, visit our Cookies page.

**RELX** Grou