Scopus Search Sources Alerts Lists Help SciVal ↗ Register Login

Author details

Print | Email

Chen, Mike
University of Southern California, Los Angeles, United States
Author ID: 7406353095

About Scopus Author Identifier | View potential author matches

Other name formats: Chen, Mike S.W.
Chen, M.
Chen, Mike Shuo Wei

Follow this Author — Receive emails when this author publishes new articles

Get citation alerts

Add to ORCID

Request author detail corrections

Documents: 32
Citations: 451 total citations by 433 documents
h-index: 10
Co-authors: 69
Subject area: Engineering , Computer Science View More

Analyze author output
View citation overview
View *h*-graph



32 Documents | Cited by 433 documents | 69 co-authors

32 documents View in search results format

Sort on: Date Cited by

Export all | Add all to list | Set document alert | Set document feed

A Flash-Based Non-Uniform Sampling ADC with Hybrid Quantization Enabling Digital Anti-Aliasing Filter View at Publisher Find it NTU	Wu, T.-F., Ho, C.-R., Chen, M.S.-W.	2017	IEEE Journal of Solid-State Circuits	0
A 6-b, 800-MS/s, 3.62-mW Nyquist Rate AC-Coupled VCO-Based ADC in 65-nm CMOS View at Publisher Find it NTU	Hassanpourghadi, M., Sharma, P.K., Chen, M.S.-W.	2017	IEEE Transactions on Circuits and Systems I: Regular Papers	1
A 12-Bit 2 GS/s Dual-Rate Hybrid DAC with Pulse-Error Pre-Distortion and In-Band Noise Cancellation Achieving > 74 dBc SFDR and <-80 dBc IM3 up to 1 GHz in 65 nm CMOS View at Publisher Find it NTU	Su, S., Chen, M.S.-W.	2016	IEEE Journal of Solid-State Circuits	1
A Digital PLL With Feedforward Multi-Tone Spur Cancellation Scheme Achieving <-73 dBc Fractional Spur and <-110 dBc Reference Spur in 65 nm CMOS View at Publisher Find it NTU	Ho, C.-R., Chen, M.S.-W.	2016	IEEE Journal of Solid-State Circuits	0
Interference-induced DCO spur mitigation for digital phase locked loop in 65-nm CMOS View at Publisher Find it NTU	Ho, C.-R., Chen, M.S.-W.	2016	European Solid-State Circuits Conference	0
An Embedded Passive Gain Technique for Asynchronous SAR ADC Achieving 10.2 ENOB 1.36-mW at 95-MS/s in 65 nm CMOS View at Publisher Find it NTU	Nam, J.-W., Chen, M.S.-W.	2016	IEEE Transactions on Circuits and Systems I: Regular Papers	0
A Nonuniform Sampling ADC Architecture with Reconfigurable Digital Anti-Aliasing Filter View at Publisher Find it NTU	Wu, T.-F., Dey, S., Chen, M.S.-W.	2016	IEEE Transactions on Circuits and Systems I: Regular Papers	1
A 12-bit 1.6 GS/s interleaved SAR ADC with dual reference shifting and interpolation achieving 17.8 fJ/conv-step in 65nm CMOS View at Publisher Find it NTU	Nam, J.-W., Hassanpourghadi, M., Zhang, A., Chen, M.S.-W.	2016	IEEE Symposium on VLSI Circuits, Digest of Technical Papers	1
A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving >74dBc SFDR up to 1GHz in 65nm CMOS View at Publisher Find it NTU	Su, S., Chen, M.S.-W.	2016	Digest of Technical Papers - IEEE International Solid-State Circuits Conference	5

Author History

Publication range: 2004 - Present
References: 420

Source history:
Midwest Symposium on Circuits and Systems View docu
IEEE Transactions on Circuits and Systems I: Regular Papers View docu
IEEE Journal of Solid-State Circuits View docu
View More

Show Related Affiliations

A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band View at Publisher Find it NTU	Su, S., Tsai, T.-I., Sharma, P.K., Chen, M.S.-W.	2015	IEEE Journal of Solid-State Circuits	7
A fractional-N DPLL with adaptive spur cancellation and calibration-free injection-locked TDC in 65nm CMOS View at Publisher Find it NTU	Ho, C.-R., Chen, M.S.-W.	2014	Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium	8
A 12-bit hybrid DAC with 8GS/s unrolled pipeline delta-sigma modulator achieving >75dB SFDR over 500MHz in 65nm CMOS View at Publisher Find it NTU	Su, S., Tsai, T.I., Sharma, P., Chen, M.S.-W.	2014	IEEE Symposium on VLSI Circuits, Digest of Technical Papers	0
Cross-layer modeling and simulation of circuit reliability View at Publisher Find it NTU	Cao, Y., Velamala, J., Sutaria, K., (...), Bajura, M., Fritze, M.	2014	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems	22
A 6b 800MS/s 3.62mW Nyquist AC-coupled VCO-based ADC in 65nm CMOS View at Publisher Find it NTU	Sharma, P.K., Chen, M.S.-W.	2013	Proceedings of the Custom Integrated Circuits Conference	4
A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS View at Publisher Find it NTU	Nam, J.-W., Chiong, D., Chen, M.S.-W.	2013	Proceedings of the Custom Integrated Circuits Conference	2
A non-uniform sampling ADC architecture with embedded alias-free asynchronous filter View at Publisher Find it NTU	Hand, D., Chen, M.S.-W.	2012	GLOBECOM - IEEE Global Telecommunications Conference	6
Overhead minimization techniques for digital phase-locked loop frequency synthesizer View at Publisher Find it NTU	Chen, M.S.-W.	2012	Midwest Symposium on Circuits and Systems	0
A case for 3D stacked analog circuits in high-speed sensing systems View at Publisher Find it NTU	Abdel-Majeed, M., Chen, M., Annavaram, M.	2012	Proceedings - International Symposium on Quality Electronic Design, ISQED	0
A 65nm dual-band 3-stream 802.11n MIMO WLAN SoC View at Publisher Find it NTU	Abdollahi-Alibeik, S., Weber, D., Dogan, H., (...), Zargari, M., Su, D.	2011	Digest of Technical Papers - IEEE International Solid-State Circuits Conference	19
A calibration-free 800 MHz fractional-N digital PLL with embedded TDC View at Publisher Find it NTU	Chen, M.S.-W., Su, D., Mehta, S.	2010	IEEE Journal of Solid-State Circuits	32

Display: 20 results per page Page 1

Top of page