

Author details

Back to results | 1 of 1

Print | E-mail

Silva-Martínez, Jose

Texas A and M University, Department of Electrical
& Computer Engineering, College Station, United
States

Author ID: 7005377617

[About Scopus Author Identifier](#) | [View potential author matches](#)


Other name formats: Silva-Martinez, J. J.
Silva-Martinez, José
SILVA-MARTÍNEZ, JOSÉ
[View More](#)

Documents: 223
Citations: 3980 total citations by 3041 documents
h-index: 35
Co-authors: 150 (maximum 150 co-authors can be displayed)
Subject area: Engineering , Computer Science [View More](#)

[Analyze author output](#)
[View citation overview](#)
[View h-graph](#)

Follow this Author

Receive emails when this author
publishes new articles

[Get citation alerts](#)[Add to ORCID](#)[Request author detail corrections](#)[Export profile to SciVal](#)

223 Documents | Cited by 3041 documents | 150 co-authors

223 documents [View all in search results format](#)

Sort on: **Date** [Cited by](#) [...](#)

[Export all](#) | [Add all to list](#) | [Set document alert](#) | [Set document feed](#)

Low-Power Gm-C Filter Employing Current-Reuse Differential Difference Amplifiers	Mincey, J.S., Briseno-Vidrios, C., Silva-Martinez, J., Rodenbeck, C.T.	2017	IEEE Transactions on Circuits and Systems II: Express Briefs	0
View at Publisher Find it NTU				
A Low-Power Digitizer for Back-Illuminated 3-D-Stacked CMOS Image Sensor Readout with Passing Window and Double Auto-Zeroing Techniques	Liu, Q., Edward, A., Kinyua, M., Soenen, E.G., Silva-Martinez, J.	2017	IEEE Journal of Solid-State Circuits	0
View at Publisher Find it NTU				
A digital-circuit-based evolutionary-computation algorithm for time-interleaved ADC background calibration	Zhou, D., Talarico, C., Silva-Martinez, J.	2017	International System on Chip Conference	0
View at Publisher Find it NTU				
Blocker-Tolerant and High-Sensitivity $\Delta\Sigma$ Correlation Digitizer for Radar and Coherent Receiver Applications	Mincey, J.S., Silva-Martinez, J., Karsilayan, A., Rodenbeck, C.T.	2017	IEEE Transactions on Microwave Theory and Techniques Article in Press	0
View at Publisher Find it NTU				
A 75-MHz continuous-time sigma-delta modulator employing a broadband low-power highly efficient common-gate summing stage	Briseno-Vidrios, C., Edward, A., Shafik, A., Palermo, S., Silva-Martinez, J.	2017	IEEE Journal of Solid-State Circuits	0
View at Publisher Find it NTU				
A wideband low-power-consumption 22-32.5-GHz 0.18- μ m BiCMOS active balun-LNA with IM2 cancellation using a transformer-coupled cascode-cascade topology	Geha, C., Nguyen, C., Silva-Martinez, J.	2017	IEEE Transactions on Microwave Theory and Techniques	0
View at Publisher Find it NTU				
A 43-mW MASH 2-2 CT $\Sigma \Delta$ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS	Edward, A., Liu, Q., Briseno-Vidrios, C., (...), Karsilayan, A.I., Silva-Martinez, J.	2017	IEEE Journal of Solid-State Circuits	2
View at Publisher Find it NTU				
Design of minimally invasive all-pole analog lowpass filters	Damera, S., Karşilayan, A.I., Silva-Martinez, J.	2016	Analog Integrated Circuits and Signal Processing	0
View at Publisher Find it NTU				
Special Issue on the 57th International Midwest Symposium on Circuits and Systems	Silva-Martinez, J., Karşilayan, A.I., Hu, J., Krishnaswamy, H.	2016	Analog Integrated Circuits and Signal Processing	0
View at Publisher Find it NTU				

Author History

Publication range: 1981 - Present

References: [2014](#)

Source history:

[Electronics Letters](#)

[View docu](#)

[IEEE Transactions on Circuits and Systems II: Express B](#)

[View docu](#)

[IEEE Journal of Solid-State Circuits](#)

[View More](#)

[View docu](#)

[Show Related Affiliations](#)

A 4 Bit Continuous-Time $\Sigma \Delta$ Modulator with Fully Digital Quantization Noise Reduction Algorithm Employing a 7 Bit Quantizer	Briseno-Vidrios, C., Edward, A., Rashidi, N., Silva-Martínez, J.	2016	IEEE Journal of Solid-State Circuits	1
---	--	------	--------------------------------------	---

View at Publisher

[Find it](#) [NTU](#)

A 35 dBm Output Power and 38 dB Linear Gain PA With 44.9% Peak PAE at 1.9 GHz in 40 nm CMOS	Qian, H., Liu, Q., Silva-Martínez, J., Hoyos, S.	2016	IEEE Journal of Solid-State Circuits	3
---	--	------	--------------------------------------	---

View at Publisher

[Find it](#) [NTU](#)

Efficient Broadband Current-Mode Adder-Quantizer Design for Continuous-Time Sigma-Delta Modulators	Park, C.-J., Onabajo, M., Geddada, H.M., Karsilayan, A.I., Silva-Martínez, J.	2015	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	3
--	---	------	--	---

View at Publisher

[Find it](#) [NTU](#)

A 75 MHz BW 68dB DR CT- $\Sigma\Delta$ modulator with single amplifier biquad filter and a broadband low-power common-gate summing technique	Briseno-Vidrios, C., Edward, A., Shafik, A., Palermo, S., Silva-Martínez, J.	2015	IEEE Symposium on VLSI Circuits, Digest of Technical Papers	6
--	--	------	---	---

View at Publisher

[Find it](#) [NTU](#)

A 44.9% PAE digitally-assisted linear power amplifier in 40 nm CMOS	Qian, H., Silva-Martínez, J.	2015	Proceedings - 2014 IEEE Asian Solid-State Circuits Conference, A-SSCC 2014	3
---	------------------------------	------	--	---

View at Publisher

[Find it](#) [NTU](#)

A process-variation resilient current mode logic with simultaneous regulations for time constant, voltage swing, level shifting, and DC gain using time-reference-based adaptive biasing chain	Jeon, H.-J., Silva-Martínez, J., Hoyos, S.	2015	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	0
--	--	------	--	---

View at Publisher

[Find it](#) [NTU](#)

A 0.6ps jitter 2-16 GHz 130nm CMOS frequency synthesizer for broadband applications	Lo, Y.-C., Rashidi, N., Hwang, Y.-H., Silva-Martínez, J.	2015	Proceedings - IEEE International Symposium on Circuits and Systems	0
---	--	------	--	---

View at Publisher

[Find it](#) [NTU](#)

Design techniques to improve blocker tolerance of continuous-time $\Delta\Sigma$ ADCs	Geddada, H.M., Park, C.-J., Jeon, H.-J., (...), Karsilayan, A.I., Garrity, D.	2015	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	4
---	---	------	--	---

View at Publisher

[Find it](#) [NTU](#)

Efficient Broadband Current-Mode Adder-Quantizer Design for Continuous-Time Sigma-Delta Modulators	Park, C., Onabajo, M., Geddada, H. M., Karsilayan, A. I., Silva-Martínez, J.	2014	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	1
Article in Press				

View at Publisher

[Find it](#) [NTU](#)

Design Techniques to Improve Blocker Tolerance of Continuous-Time Δ Khcyrrilic ADCs	Geddada, H.M., Park, C.-J., Jeon, H.-J., (...), Karsilayan, A.I., Garrity, D.	2014	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	1
Article in Press				

View at Publisher

[Find it](#) [NTU](#)

A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain	Jeon, H.-J., Silva-Martínez, J., Hoyos, S.	2014	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	0
Article in Press				

View at Publisher

[Find it](#) [NTU](#)Display: results per page

Page 1

[Back to results](#) | 1 of 1[Top of page](#)

The data displayed above is compiled exclusively from articles published in the Scopus database. To request corrections to any inaccuracies or provide any further feedback, please [contact us](#) (registration required).
 The data displayed above is subject to the privacy conditions contained in the [privacy policy](#).

About Scopus

[What is Scopus](#)
[Content coverage](#)
[Scopus blog](#)
[Scopus API](#)
[Privacy matters](#)

Language

[日本語に切り替える](#)
[切换到简体中文](#)
[切换到繁體中文](#)
[Русский язык](#)

Customer Service

[Help](#)
[Contact us](#)

ELSEVIER[Terms and conditions](#)[Privacy policy](#)

Copyright © 2017 [Elsevier B.V.](#) All rights reserved. Scopus® is a registered trademark of Elsevier B.V.

Cookies are set by this site. To decline them or learn more, visit our [Cookies page](#).

RELX Group