

Volkan Kursun

Associate Professor, The Hong Kong University of Science and

Citations 4065 h-index 31 i10-index 98

ΑII

Since 2013

2075

23

63

energy-efficient/mobile computing novel robust and high-performance systems-on-...

TITLE	CITED BY	YEAR
Multi-voltage CMOS circuit design V Kursun, EG Friedman John Wiley & Sons	276	2006
Characterization of a novel nine-transistor SRAM cell Z Liu, V Kursun IEEE transactions on very large scale integration (VLSI) systems 16 (4), 488-492	247	2008
Dynamically tuning processor resources with adaptive processing DH Albonesi, R Balasubramonian, SG Dropsbo, S Dwarkadas, Computer 36 (12), 49-58	178	2003
Low-voltage-swing monolithic dc-dc conversion V Kursun, SG Narendra, VK De, EG Friedman IEEE Transactions on Circuits and Systems II: Express Briefs 51 (5), 241-248	150	2004
Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor V Kursun, SG Narendra, VK De, EG Friedman IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (3), 514-522	127	2003
Domino logic with variable threshold voltage keeper V Kursun, EG Friedman IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (6	118	2003
Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits R Kumar, V Kursun IEEE Transactions on Circuits and Systems II: Express Briefs 53 (10), 1078-1082	105	2006
Managing static leakage energy in microprocessor functional units S Dropsho, V Kursun, DH Albonesi, S Dwarkadas, EG Friedman Microarchitecture, 2002.(MICRO-35). Proceedings. 35th Annual IEEE/ACM	100	2002
Low-power and compact sequential circuits with independent-gate FinFETs SA Tawfik, V Kursun IEEE Transactions on electron devices 55 (1), 60-70	96	2008
Sleep switch dual threshold voltage domino logic with reduced standby leakage current V Kursun, EG Friedman IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (5), 485-496	92	2004
Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation G Schrom, P Hazucha, JH Hahn, V Kursun, D Gardner, S Narendra, Proceedings of the 2004 international symposium on Low power electronics and	84	2004
Low power and robust 7T dual-V _t SRAM circuit SA Tawfik, V Kursun Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on	81	2008
A review—synthesis of carbon nanotubes from plastic wastes A Bazargan, G McKay Chemical engineering journal 195, 377-391	74	2012

TITLE	CITED BY	YEAR
Leakage power characteristics of dynamic circuits in nanometer CMOS technologies Z Liu, V Kursun IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 692-696	68	2006
High read stability and low leakage cache memory cell Z Liu, V Kursun Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on	65	2007
Independent-gate and tied-gate FinFET SRAM circuits: Design guidelines for reduce area and enhanced stability SA Tawfik, Z Liu, V Kursun	d 64	2007
Microelectronics, 2007. ICM 2007. Internatonal Conference on, 171-174		
Ground-bouncing-noise-aware combinational MTCMOS circuits H Jiao, V Kursun	62	2010
IEEE Transactions on Circuits and Systems I: Regular Papers 57 (8), 2053-2065		
Monolithic DC-DC converter analysis and MOSFET gate voltage optimization V Kursun, SG Narendra, VK De, EG Friedman null, 279	61	2003
Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies R Kumar, V Kursun Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International	60	2006
Efficiency analysis of a high frequency buck converter for on–chip integration with a dual–V _{DD} microprocessor V Kursun, SG Narendra, VK De, EG Friedman Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th	51	2002
Low power and high speed multi threshold voltage interface circuits SA Tawfik, V Kursun IEEE transactions on very large scale integration (VLSI) systems 17 (5), 638-645	48	2009
Low swing dual threshold voltage domino logic V Kursun, EG Friedman Proceedings of the 12th ACM Great Lakes symposium on VLSI, 47-52	47	2002
A systematic framework for infrastructure development through public private partnerships X Zhang, S Chen IATSS research 36 (2), 88-97	42	2013
Node voltage dependent subthreshold leakage current characteristics of dynamic circuits V Kursun, EG Friedman Quality Electronic Design, 2004. Proceedings. 5th International Symposium on	41	2004
High input voltage step-down DC-DC converters for integration in a low voltage CMC process	OS 40	2004
V Kursun, SG Narendra, VK De, EG Friedman Quality Electronic Design, 2004. Proceedings. 5th International Symposium on		
Leakage-aware design of nanometer SoC V Kursun, SA Tawfik, Z Liu Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on	39	2007
Dual threshold voltage and low swing domino logic circuits V Kursun, EG Friedman US Patent 6,900,666	36	2005

TITLE	CITED BY	YEAR
Ground bouncing noise suppression techniques for data preserving sequential MTCMOS circuits H Jiao, V Kursun	35	2011
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (5), 763-773		
Multi-threshold voltage FinFET sequential circuits SA Tawfik, V Kursun IEEE transactions on very large scale integration (VLSI) systems 19 (1), 151-156	35	2011
Face recognition with salient local gradient orientation binary patterns S Liao, ACS Chung Image Processing (ICIP), 2009 16th IEEE International Conference on, 3317-3320	33	2009
FinFET domino logic with independent gate keepers SA Tawfik, V Kursun Microelectronics Journal 40 (11), 1531-1540	32	2009
Leakage biased PMOS sleep switch dynamic circuits Z Liu, V Kursun	31	2006
IEEE Transactions on Circuits and Systems II: Express Briefs 53 (10), 1093-1097 An independent-gate FinFET SRAM cell for high data stability and enhanced integration density Z Liu, SA Tawfik, V Kursun SOC Conference, 2007 IEEE International, 63-66	29	2007
N-type carbon-nanotube MOSFET device profile optimization for very large scale integration Y Sun, V Kursun Transactions on Electrical and Electronic Materials 12 (2), 43-50	28	2011
Genetic algorithm based on heuristic rules for high-constrained large-size single-stag multi-product scheduling with parallel units Y He, CW Hui Chemical Engineering and Processing: Process Intensification 46 (11), 1175-1191	e 28	2007
Domino logic with dynamic body biased keeper V Kursun, EG Friedman Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th	28	2002
Default clustering and valuation of collateralized debt obligations X Peng, S Kou Working Paper	27	2009
CMOS voltage interface circuit for low power systems V Kursun, RM Secareanu, EG Friedman 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat	27	2002
Ground bouncing noise suppression techniques for MTCMOS circuits H Jiao, V Kursun Quality Electronic Design, 2009. ASQED 2009. 1st Asia Symposium on, 64-70	26	2009
Work-function engineering for reduced power and higher integration density: An alternative to sizing for stability in FinFET memory circuits SA Tawfik, V Kursun	26	2008
Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, 788-791 PMOS-only sleep switch dual-threshold voltage domino logic in sub-65-nm CMOS technologies Z Liu, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1311-1319	26	2007

TITLE	CITED BY	YEAR
Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling. Z Liu, V Kursun SoCC, 151-154	25	2005
Reactivation noise suppression with sleep signal slew rate modulation in MTCMOS circuits H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (3), 533-545	24	2013
Multi-Vth level conversion circuits for multi-VDD systems SA Tawfik, V Kursun Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on	24	2007
Threshold voltage tuning for faster activation with lower noise in tri-mode MTCMOS circuits H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration(VLSI) Systems 20 (4), 741-745	23	2012
Dual supply voltages and dual clock frequencies for lower clock power and suppressed temperature-gradient-induced clock skew SA Tawfik, V Kursun IEEE transactions on very large scale integration (VLSI) systems 18 (3), 347-355	23	2010
Statistical data stability and leakage evaluation of FinFET SRAM cells with dynamic threshold voltage tuning under process parameter fluctuations Z Liu, SA Tawfik, V Kursun Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on	23	2008
High speed FinFET domino logic circuits with independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise SA Tawfik, V Kursun Microelectronics, 2007. ICM 2007. Internatonal Conference on, 175-178	23	2007
New MTCMOS flip-flops with simple control circuitry and low leakage data retention capability Z Liu, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International	22	2007
Voltage converter utilizing independently switched inductors P Hazucha, G Schrom, T Karnik, V Kursun, S Narendra US Patent 6,838,863	22	2005
A comprehensive comparison of data stability enhancement techniques with novel nanoscale SRAM cells under parameter fluctuations H Zhu, V Kursun IEEE Transactions on Circuits and Systems I: Regular Papers 61 (5), 1473-1484	21	2014
Supply and threshold voltage scaling techniques in CMOS circuits V Kursun University of Rochester. Department of Electrical and Computer Engineering	21	2004
Carbon Nanotubes Blowing New Life Into NP Dynamic CMOS Circuits. Y Sun, V Kursun IEEE Trans. on Circuits and Systems 61 (2), 420-428	20	2014
Portfolio of FinFET memories: Innovative techniques for an emerging technology SA Tawfik, V Kursun SoC Design Conference, 2008. ISOCC'08. International 1, I-101-I-104	20	2008
Charge recycling between virtual power and ground lines for low energy MTCMOS Z Liu, V Kursun Quality Electronic Design, 2007. ISQED'07. 8th International Symposium on	20	2007

TITLE	CITED BY	YEAR
Asymmetrical ground gating for low leakage and data robust sleep mode in memory banks H Jiao, V Kursun	19	2011
VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on		
Teaching Excel VBA as a problem solving tool for chemical engineering core courses KWW Wong, JP Barford Education for Chemical Engineers 5 (4), e72-e77	19	2010
Low-leakage and compact registers with easy-sleep mode H Jiao, V Kursun Journal of Low Power Electronics 6 (2), 263-279	19	2010
FinFET technology development guidelines for higher performance, lower power, and stronger resilience to parameter variations SA Tawfik, V Kursun	19	2009
Circuits and Systems, 2009. MWSCAS'09. 52nd IEEE International Midwest		
Dual-V_DD Clock Distribution for Low Power and Minimum Temperature Fluctuations Induced Skew SA Tawfik, V Kursun Quality Electronic Design, 2007. ISQED'07. 8th International Symposium on, 73-78	19	2007
Cascode monolithic DC-DC converter for reliable operation at high input voltages V Kursun, SG Narendra, VK De, EG Friedman Analog Integrated Circuits and Signal Processing 42 (3), 231-238	19	2005
Noise-aware data preserving sequential MTCMOS circuits with dynamic forward body bias H Jiao, V Kursun Journal of Circuits, Systems, and Computers 20 (01), 125-145	/ 18	2011
Characterization of wake-up delay versus sleep mode power consumption and sleep/active mode transition energy overhead tradeoffs in MTCMOS circuits Z Liu, V Kursun Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on, 362-365	18	2008
	40	2000
Compact FinFET memory circuits with p-type data access transistors for low leakage and robust operation SA Tawfik, V Kursun Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on	18	2008
Fully integrated DC-to-DC regulator utilizing on-chip inductors with high frequency magnetic materials DS Gardner, V Kursun, S Narendra US Patent 7,202,648	18	2007
Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current Z Liu, V Kursun Microelectronics Journal 37 (8), 812-820	18	2006
Voltage optimization for temperature variation insensitive CMOS circuits R Kumar, V Kursun Circuits and Systems, 2005. 48th Midwest Symposium on, 476-479	18	2005
Power gated SRAM circuits with data retention capability and high immunity to noise: a comparison for reliability in low leakage sleep mode H Jiao, V Kursun SoC Design Conference (ISOCC), 2010 International, 5-8	17	2010

TITLE	CITED BY	YEAR
Characterization of new static independent-gate-biased FinFET latches and flip-flops under process variations SA Tawfik, V Kursun 9th International Symposium on Quality Electronic Design, 311-316	17	2008
	47	2002
Variable threshold voltage keeper for contention reduction in dynamic circuits V Kursun, EG Friedman ASIC/SOC Conference, 2002. 15th Annual IEEE International, 314-318	17	2002
A novel robust and low-leakage SRAM cell with nine carbon nanotube transistors Y Sun, H Jiao, V Kursun IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (9	16	2015
Evaluating Machine Translation Utility via Semantic Role Labels. C Lo, D Wu LREC	16	2010
Low power and stable FinFET SRAM with static independent gate bias for enhanced integration density	16	2007
SA Tawfik, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International		
Energy efficient dual threshold voltage dynamic circuits employing sleep switches to minimize subthreshold leakage V Kursun, EG Friedman	16	2004
Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International		
Domino logic circuit techniques for suppressing subthreshold and gate oxide leakage V Kursun, Z Liu US Patent 7,855,578	15	2010
Tri-mode operation for noise reduction and data preservation in low-leakage multi- threshold CMOS circuits H Jiao, V Kursun IFIP/IEEE International Conference on Very Large Scale Integration-System on	15	2010
Monolithic voltage conversion in low-voltage CMOS technologies V Kursun, VK De, EG Friedman, SG Narendra Microelectronics Journal 36 (9), 863-867	15	2005
A design methodology for temperature variation insensitive low power circuits R Kumar, V Kursun	14	2006
Proceedings of the 16th ACM Great Lakes symposium on VLSI, 410-415		
A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability SM Salahuddin, H Jiao, V Kursun	13	2013
Quality Electronic Design (ISQED), 2013 14th International Symposium on, 353-358		
Data stability enhancement techniques for nanoscale memory circuits: 7T memory design tradeoffs and options in 80nm UMC CMOS technology H Zhu, V Kursun	13	2010
SoC Design Conference (ISOCC), 2010 International, 158-161		
Low swing domino logic circuits V Kursun, Z Liu US Patent 7,764,087	13	2010
NAO: a framework to enable efficient mobile offloading Y Ding, T Savolainen, J Korhonen, S Tarkoma, P Hui, M Kojo Proceedings of the Workshop on Posters and Demos Track, 8	12	2011

TITLE	CITED BY	YEAR
Application-specific selection of 6T SRAM cells offering superior performance and quality with a triple-threshold-voltage CMOS technology H Zhu, V Kursun	12	2011
Quality Electronic Design (ASQED), 2011 3rd Asia Symposium on, 68-73		
Robust FinFET memory circuits with p-type data access transistors for higher integration density and reduced leakage power SA Tawfik, V Kursun Journal of Low Power Electronics 5 (4), 497-508	12	2009
Temperature-adaptive energy reduction for ultra-low power-supply-voltage subthreshold logic circuits R Kumar, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International	12	2007
Low energy MTCMOS with sleep transistor charge recycling Z Liu, V Kursun Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, 891-894	12	2007
Temperature variation insensitive energy efficient CMOS circuits in a 65nm CMOS	12	2006
technology	12	2006
R Kumar, V Kursun Circuits and Systems, 2006. MWSCAS'06. 49th IEEE International Midwest		
Uniform carbon nanotube diameter and nanoarray pitch for VLSI of 16nm p-channel MOSFETs Y Sun, V Kursun	11	2011
VLSI and System-on-Chip (VLSI-SoC), 2011 IEEE/IFIP 19th International		
Sleep transistor forward body bias: An extra knob to lower ground bouncing noise in MTCMOS circuits H Jiao, V Kursun	11	2009
SoC Design Conference (ISOCC), 2009 International, 216-219		
Modeling of temperature effects on nano-cmos devices with the predictive technologies R Kumar, V Kursun	11	2007
Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, 694-697		
Robust dynamic node low voltage swing domino logic with multiple threshold voltages Z Liu, V Kursun	s 11	2006
Quality Electronic Design, 2006. ISQED'06. 7th International Symposium on, 6		
Cascode buffer for monolithic voltage conversion operating at high input supply voltages	11	2005
V Kursun, G Schrom, VK De, EG Friedman, SG Narendra Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 464-467		
Adaptive genetic algorithm based on population entropy estimating R Jiang, Y Luo, D Hu, K Szeto	11	2002
Journal of Tsinghua University (Sci & Tech)		
Performance investigations of reinforced magnesium phosphate concrete beams under accelerated corrosion conditions by multi techniques H Pei, Z Li, J Zhang, Q Wang Construction and Building Materials 93, 989-994	10	2015
Uniform diameter and pitch co-design of 16nm n-type carbon nanotube channel array for VLSI	/s 10	2011
Y Sun, V Kursun Quality Electronic Design (ASQED), 2011 3rd Asia Symposium on, 211-216		

TITLE	CITED BY	YEAR
Stability enhancement techniques for nanoscale SRAM circuits: A comparison SA Tawfik, V Kursun SoC Design Conference, 2008. ISOCC'08. International 1, I-113-I-116	10	2008
Buffer insertion and sizing in clock distribution networks with gradual transition time relaxation for reduced power consumption SA Tawfik, V Kursun Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International	10	2007
Voltage optimization for simultaneous energy efficiency and temperature variation resilience in CMOS circuits R Kumar, V Kursun Microelectronics journal 38 (4-5), 583-594	10	2007
Dynamic wordline voltage swing for low leakage and stable static memory banks SA Tawfik, V Kursun Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on	9	2008
High read stability and low leakage SRAM cell based on data/bitline decoupling Z Liu, V Kursun SOC Conference, 2006 IEEE International, 115-116	9	2006