

, 0,	2010	•	Web of Ocience [v.s.25]	Onanon	· · · · · · · · · · · · · · · · · · ·					
	_	1.	Dipole model explaining high-k/metal gate field effect transistor threshold voltage tuning							
			By: Kirsch, P. D.; Sivasubramani, P.; Huang, J.; et al.  APPLIED PHYSICS LETTERS Volume: 92 Issue: 9 Article Number: 092901  Published: MAR 3 2008							
		2.	The effect of interfacial layer properties on the performance of Hf- based gate stack devices			_			107	0.00
			By: Bersuker, G.; Park, C. S.; Barnett, J.; et al.  JOURNAL OF APPLIED PHYSICS Volume: 100 Issue: 9 Article Number: 094108  Published: NOV 1 2006	11	4	7	4	1	107	8.23
		3.	Mechanism of electron trapping and characteristics of traps in HfO(2) gate stacks							
			By: Bersuker, Gennadi; Sim, J. H.; Park, Chang Seo; et al. Conference: 44th Annual IEEE International Reliability Physics Symposium Location: San Jose, CA Date: MAR 26-30, 2006 Sponsor(s): IEEE Electron Devices Soc; IEEE Reliabil Soc IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY Volume: 7 Issue: 1 Pages: 138-145 Published: MAR 2007	15	3	7	11	3	84	7.00
		4.	Intrinsic characteristics of high-k devices and implications of fast transient charging effects (FTCE)							
			By: Lee, BH; Young, CD; Choi, R; et al. Conference: 50th IEEE International Electron Devices Meeting Location: San Francisco, CA Date: DEC 13-15, 2004 Sponsor(s): IEEE Elect Devices Soc IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST Pages: 859-862 Published: 2004	3	1	0	1	0	65	4.33
		5.	Interfacial layer-induced mobility degradation in high-k transistors							
			By: Bersuker, G; Barnett, J; Moumen, N; et al.  Conference: International Workshop on Dielectric Thin Films for Future ULSI Devices (IWDTF-4) Location: Tokyo, JAPAN Date: MAY 26-28, 2004  JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS Volume: 43 Issue: 11B Pages: 7899-7902  Published: NOV 2004	2	3	1	0	0	63	4.20
		6.	High-k gate stacks for planar, scaled CMOS integrated circuits							
			By: Huff, HR; Hou, A; Lim, C; et al.  Conference: 1st International Symposium and Summer School on Nano and Giga  Challenges in Microelectronics Research Location: MOSCOW, RUSSIA Date: SEP 10- 13, 2002  Sponsor(s): Motorola Digital DNA Lab; Kurchatov Inst, Russian Res Ctr; Moscow State  Univ; Int Sci & Technol Ctr; Elsevier; USAF, European Off Aerosp Res & Dev  MICROELECTRONIC ENGINEERING Volume: 69 Issue: 2-4 Pages: 152-167  Published: SEP 2003	2	3	0	1	0	57	3.56
		7.	Effect of pre-existing defects on reliability assessment of high-k gate dielectrics							
			By: Bersuker, G; Sim, JH; Young, CD; et al. Conference: 15th European Symposium on the Reliability of Electron Devices, Failure P{hysics and Analysis Location: Swiss Fed Inst Technol, Zurich, SWITZERLAND Date: OCT 04-08, 2004 Sponsor(s): IEEE Electron Device Soc; IEEE Reliabil Soc MICROELECTRONICS RELIABILITY Volume: 44 Issue: 9-11 Pages: 1509-1512 Published: SEP-NOV 2004	1	0	2	0	0	56	3.73
		8.	Electron trap generation in high-k gate stacks by constant voltage stress							
			By: Young, Chadwin D.; Heh, Dawei; Nadkarni, Suvid V.; et al. Conference: IEEE International Integrated Reliability Workshop Location: S Lake Tahoe, CA Date: OCT 17-20, 2005 Sponsor(s): IEEE Elect Devices Soc; IEEE Reliabil Soc IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY Volume: 6 Issue: 2 Pages: 123-131 Published: JUN 2006	2	0	1	2	0	53	4.08

 $131\ records\ matched\ your\ query\ of\ the\ 69{,}546{,}372\ in\ the\ data\ limits\ you\ selected.$ 

**Clarivate**Accelerating innovation

© 2018 Clarivate

Copyright notice

Terms of use

Privacy statement

Cookie policy

Sign up for the Web of Science newsletter

Follow us

