



Sung Kyu Lim

georgia institute of technology

Google Scholar

| Citation indices | All | Since 2012 |
|------------------|------|------------|
| Citations | 5207 | 3592 |
| h-index | 36 | 30 |
| i10-index | 121 | 104 |

Title 1–20

3D-MAPS: 3D massively parallel processor with stacked memory

DH Kim, K Athikulwongse, M Healy, M Hossain, M Jung, I Khorosh, ...
Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 ...

244 * 2012

Study of through-silicon-via impact on the 3-D stacked IC layout

DH Kim, K Athikulwongse, SK Lim
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (5), 862-874

236 2013

Edge separability-based circuit clustering with application to multilevel circuit partitioning

J Cong, SK Lim
IEEE Transactions on Computer-Aided Design of Integrated Circuits and ...

157 * 2004

Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs

M Healy, M Vittes, M Ekpanyapong, CS Ballapuram, SK Lim, HHS Lee, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and ...

151 * 2007

TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC

M Jung, J Mitra, DZ Pan, SK Lim
Communications of the ACM 57 (1), 107-115

150 2014

TSV stress aware timing analysis with applications to 3D-IC layout optimization

JS Yang, K Athikulwongse, YJ Lee, SK Lim, DZ Pan
Proceedings of the 47th Design Automation Conference, 803-806

123 2010

Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs

X Zhao, J Minz, SK Lim
IEEE Transactions on Components, Packaging and Manufacturing Technology 1 (2 ...

115 * 2011

Thermal characterization of interlayer microfluidic cooling of three-dimensional integrated circuits with nonuniform heat flux

YJ Kim, YK Joshi, AG Fedorov, YJ Lee, SK Lim
Journal of Heat Transfer 132 (4), 041009

114 2010

| Title | 1–20 | Cited by | Year |
|--|--|----------|------|
| Physical design for 3D system on package | SK Lim IEEE Design & Test of Computers 22 (6), 532-539 | 107 | 2005 |
| 3D floorplanning with thermal vias | E Wong, SK Lim Proceedings of the conference on Design, automation and test in Europe ... | 106 | 2006 |
| Pre-bond testable low-power clock tree design for 3D stacked ICs | X Zhao, DL Lewis, HHS Lee, SK Lim Proceedings of the 2009 International Conference on Computer-Aided Design ... | 93 * | 2009 |
| Multiway partitioning with pairwise movement | J Gong, SK Lim Computer-aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE ... | 93 | 1998 |
| Large scale circuit partitioning with loose/stable net removal and signal flow based clustering | SK Lim, D Xu Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM ... | 88 | 1997 |
| Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system | M Cho, C Liu, DH Kim, SK Lim, S Mukhopadhyay Proceedings of the International Conference on Computer-Aided Design, 694-697 | 87 * | 2010 |
| Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC | C Liu, T Song, J Cho, J Kim, J Kim, SK Lim Proceedings of the 48th Design Automation Conference, 783-788 | 86 | 2011 |
| Physical planning with retiming | J Cong, SK Lim Proceedings of the 2000 IEEE/ACM international conference on Computer-aided ... | 86 | 2000 |
| Stress-driven 3D-IC placement with TSV keep-out zone and regularity study | K Athikulwongse, A Chakraborty, JS Yang, DZ Pan, SK Lim Proceedings of the International Conference on Computer-Aided Design, 669-674 | 83 | 2010 |
| Multi-layer floorplanning for reliable system-on-package | PH Shiu, R Ravichandran, S Easwar, SK Lim Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International ... | 77 | 2004 |

| Title | 1–20 | Cited by | Year |
|---|---|----------|------|
| Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs | DH Kim, S Mukhopadhyay, SK Lim Proceedings of the 11th international workshop on System level interconnect ... | 76 | 2009 |
| Through-silicon-via management during 3D physical design: When to add and how many? | M Pathak, YJ Lee, T Moon, SK Lim Proceedings of the International Conference on Computer-Aided Design, 387-394 | 74 | 2010 |

Dates and citation counts are estimated and are determined automatically by a computer program.