

陳泓烈(CIC)

Hotline: (03)5773693 ext.885

Hot mail: hotline@cic.narl.org.tw

## **Outline**

- ✓ Section 1. Introduction to design flow
- ✓ Section 2. Basic Description of Verilog
  - ➤ Module
  - > Port
  - Datatype
  - ➤ Integer Value
  - ➤ Lexical Convention
- ✓ Operator
- ✓ Gate-Level Modeling
- ✓ Test Fixture

# Introduction to Design Flow

#### ✓ Cell-based IC


- ➤ Use pre-designed logic cells (known as standard cells) and micro cells (e.g. microcontroller)
- Designers save time, money, and reduce risk
- > Each standard cell can be optimized individually
- Custom blocks can be embedded
- > Can use FPGA design flow for prototyp

#### ✓ Full-Custom Design Flow


- Designed for some special-case Ics
- Required cells/Ips are not available
- Existing cell libraries are not fast/small/low-power enough
- Technology migration (mixed-mode design)
- > Demand long design cycle

3

# HDL Design Flow



# From RTL Design to Physical Layout




## What Is a Hardware Description Language?

A Hardware Description Language (HDL) is a high-level programming language with special constructs used to model the function of hardware logic circuits.

- ✓ Express concurrency
- ✓ The language constructs describe circuits with two forms :
  - > Structural descriptions :
    - ▲ Connections of components. Nearly one-to-one correspondence to with schematic diagram.
  - Behavioral descriptions :
    - ▲ Use high-level constructs (similar to conventional programming) to describe the circuit function.

# Design Method

✓ Typical Design Flow




✓ Cadence/Verilog-XL, Cadence/NC-Verilog, and Synopsys/VCS, (Mentor/ModelSim) are simulators that read Verilog HDL and simulate the description to reflect the behavior of real hardware.

,

## One Language

Mixing gate-level and RTL in a model description, and driving that composite model with a behavioral test bench, is common.





```
module FA_MIX(A, B, CIN, SUM, COUT);
   input A, B, CIN;
   output SUM, COUT;
   reg COUT;
   reg T1, T2, T3;
   wire S1;
                                          Structural level
   xor X1(S1, A, B); // gate instantiation
   always @ (A or B or CIN) // Always block
   begin
     T1 = A \& CIN;
     T2 = B \& CIN;
     T3 = A \& B;
     COUT = (T1 | T2 | T3);
                                          Behavioral level
   assign SUM = S1 ^ CIN; // Continuous assignment
endmodule
```

## Module

#### The Verilog Module

- ✓ Modules are the basic building blocks in the design hierarchy.
- ✓ You place the descriptions of the logic being modeled inside modules.
- ✓ Modules can represent:
  - ➤ A physical block such as an IC or ASIC cell
  - ➤ A logical block such as the ALU portion of a CPU design
  - > The complete system
- ✓ Every module description starts with the keyword *module*, has a name (FIFO, DFF, ALU, etc.), and ends with the keyword *endmodule*
- ✓ Example is shown as below :





9

module

statements

## Identifiers

- ✓ An identifiers is used to given an object, such as a <u>register</u> or a <u>module</u> a **name** so that it can be referenced from other places in a description.
- ✓ An identifier shall be any sequence of <u>letters</u> (a-z, A-Z), <u>digits</u> (0-9), <u>dollar signs</u> '\$', and underscore characters '\_'.
- ✓ The first character of an identifier shall be a letter or an underscore character.
- ✓ Verilog is case sensitive, therefore, *sel* and *SEL* are different identifiers.
  - ➤ All Verilog keywords are in lowercase letters
  - Keywords are predefined non-identifiers that are used to define the language constructs. For example: module , endmodule , wire , reg

```
module MUX2_1 (out,a,b,sel);
output out;
input a,b,sel;
not not1 (sel_,sel);
and and1 (al,a,sel_);
and and2 (b1,b,sel);
or or1 (out,al,b1);
endmodule

Verilog Identifiers

| Example of illegal identifiers:
| > 34net |
| > a*b_net |
| > n@238
```

## Comments

- ✓ Single line : //✓ Multiple line : /\* ...... \*/
- ✓ Example:

```
module comments_eg (out, a, b, sel);

output out;

input a, b, sel; // This is a comments

not not1(sel_,sel); /* this is a multiple-comments */

/* and #2 and1(a1,a,sel_);

and #2 and2(b1,b,sel); */

or or1(out,a1,b1);

endmodule
```


11


## Module Ports




#### **Module Ports**

- ✓ Modules <u>communicate with the outside</u> world through ports.
- ✓ You list a module's ports in parentheses "()" after the module name.
- ✓ <port\_type> [range\_begin : range\_end] <port\_name>[, port\_name]\*;
- ✓ Port declaration
  - input: input portoutput: output portinout: bidirectional port
- ✓ Example is shown as below : dff.v







# Data Type



- ✓ Declaration Syntax
  - <data\_type>[<MSB> : <LSB>]<list\_of\_identifier>
    - ➤ **Nets** : represent physical connections between devices (default=z)
    - **Register**: represent abstract data storage element (default=x)

Net Types	Functionality
wire, tri	For standard interconnection wires (default)
supply1, supply0	For power or ground rails
wor, trior	For multiple drivers that are Wire-ORed
wand, triand	For multiple drivers that are Wire-ANDed
trireg	For nets with capacitive storage
tri1, tri0	For nets that pull up or down when not driven

Register type	Attribute
reg	Varying width
integer	32-bit signed (2's complement)
time	64-bit unsigned
real	Real number

# Data Type (cont.)

- Vectors: the wire and register can be represented as a vector
  - ▲ wire [7:0] mem;
- → 8-bit bus
- ▲ reg [0:7] mem;
- → mem[0] is the MSB
- $\blacktriangle$  reg [0:0] mem; it's not well for the backend verifications.
- Arrays : <array\_name>[<subscript>]
  - →It isn't well for the backend verifications
  - $\rightarrow$  integer mem[7:0]  $\rightarrow$  (8x32)-bit mem
  - ▲ reg [7:0] mem[0:1023]
- → Memories!! (1k 1byte)
- What's difference between Vector and Array?

**≺ Vector** : multiple-bit and single-element**≺ Array** : multiple-bit and multiple-element

Memory (Array) Vector

# Data Type (cont.)

#### ✓ Signed & Un-signed


Verilog-1995

• Signed : integer

• Unsigned : reg, time, and all net data type.

#### Verilog-2001

 allows reg variables and all net data types to be declared using the reserved keyword signed



```
module verilog2001(a, b, c);


output signed [3:0] b;
output [3:0] c;
input signed [3:0] a;

assign b = a >>> 2;
assign c = a >> 2;
endmodule
```


## **Port**

#### ✓ Port connection

input : only wire can be assigned to represent this port in the module
 output : only wire can be assigned to represent this port out of module
 inout : register assignment is forbidden neither in module nor out of module



## **Port**




17

## Common Mistakes in Choosing Data Types

Listed here are common user errors, and the way they are typically referred to in error messages:

- ✓ You make a *procedural assignment* to a signal that you either declared as a net or you forgot to declare. This is an <u>illegal assignment</u>.
- ✓ You connect an output from an instance to a signal declared as a register. This is an <u>illegal</u> output port specification.
- ✓ You declare a signal as a module input and as a register. These are incompatible declarations.




18

## Module Connection

- ✓ Modules connected by port order (implicit)
  - ➤ Here order should match correctly. Normally it not a good idea to connect ports implicit. Could cause problem in debug, when any new port is added or deleted.
  - ➤ e.g.:

    FA U01( A, B, CIN, SUM, COUT );
- ✓ Modules connect by name (explicit)
  - Here name should match correctly.
  - ➤ e.g. :

```
FA U01( .a(A), .b(B), .cin(CIN), .sum(SUM), .cout(COUT) );
```



# Example

```
module MUX2_1(out,a,b,sel,clk,reset);
                                                       `include "mux.v"
input
           sel,clk,reset;
                                                      module test;
input
           a,b;
                                                      reg
                                                                  out;
                                                                              //incorrect define
output
           out:
                                                      reg
                                                                  a,b;
wire
            c;
                                                                  clk,sel,reset;
                                                      reg
                       //incorrect define
            a,b;
reg
reg
           out;
                                                      1/1. connect port by ordering
                                                      MUX2_1 mux(out,a,b,sel,clk,reset):
//Continuous assignment
assign c = (sel = 1'b0)?a:b;
                                                      1/2. connect port by name
                                                      MUX2_1 mux(.clk(clk), .reset(reset),
//Procedural assignment
                                                       sel(sel), .a(a), .b(b), .out(out));
always@(posedge reset or posedge clk)
begin
                                                      initial begin
            if(reset==1'b1) out <= 0;
                                                       . . . . . . . . .
            else out <= c;
                                                      end
                                                      endmodule
endmodule
                                                                                  (test module)
                            sub module
```

# Example

#### **Module Instances**

#### Examples are shown as below:

Connecting ports by ordered list module REG4(d,clk,clr,q,qb); output [3:0] q, qb; input [3:0] d; input clk, clr; **DFF** i\_d0 (d[0],clk,clr,q[0],qb[0]); **DFF** i\_d1 (d[1],clk,clr,q[1],qb[1]); **DFF** i\_d2 (d[2],clk,clr,q[2],qb[2]);DFF i\_d3 (d[3],clk,clr,q[3],qb[3]);

```
module DFF (d, clk, clr, q, qb);
endmodule
```

endmodule Connecting ports by name

```
module REG4(d,clk,clr,q,qb);
                                      Named ports. Highly recommended !!
output [3:0] q, qb;
input [3:0] d;
input clk, clr;
            DFF i_d0 ( .d(d[0]), .clk(clk), .clr(clr), .q(q[0]), .qb(qb[0]));
            DFF i_d1 (.d(d[1]), .clk(clk), .clr(clr), .q(q[1]), .qb(qb[1]));
            DFF i_d2 ( .d(d[2]), .clk(clk), .clr(clr), .q(q[2]), .qb(qb[2]));
            DFF i_d3 (.d(d[3]), .clk(clk), .clr(clr), .q(q[3]), .qb(qb[3]));
```

endmodule

21


#### **Parameters**

- Use parameters to declare run-time constants.
- Parameters are **local**, known **only to the module** in which they are defined.
- ✓ Parameter definition syntax is : *parameter < list\_of\_assignments>* 
  - list\_of\_assignments is a comma-separated list of parameters and their values.
- ✓ Example :

```
module mod1(out,in1,in2);
parameter cycle = 20, prop_del = 3, setup = cycle/2 - prop_del,
            p1 = 8, x_word = 16'bx,
 file = "/usr1/jdough/design/mem_file.dat";
wire [p1:0] w1; // A wire declaration using parameter
endmodule
```

# 4-Value Logic System in Verilog

✓ The Verilog HDL value set consists of four basic values:



- ✓ The "unknown" logic value in Verilog is **not** the same as "<u>don't care</u>." It represents a situation where the value of a node cannot be predicted. In real hardware, this node will most be at either 1 or 0.
- ✓ When the Z value is present at the input of a gate, or when it is encountered in an expression, the effect is usually the same as an x value.

23

# Integer value

- ✓ Number Specification
  - <size>'<base><value>
    - ★ <size> is the length of desired value in bits.

    - ▲ When <size> is smaller than <value>, then left-most bits of <value>are truncated
    - ▲ When <size> is larger than <value>, then left-most bits are filled,
    - ▲ based on the value of the left-most bit in <value>.
      - Left most '0' or '1' are filled with '0'. 'Z' are filled with 'Z' and 'X' with 'X'
    - ▲ Default size is 32-bits decimal number
    - ♣ e.g. 4'd10 → 4-bit, 10, decimal
    - ▲ e.g. 6'hca → 6-bit, store as 6'b001010 (truncated, not 11001010!)
    - ♣ e.g. 6'ha → 6-bit, store as 6'b001010 (filled with 2-bit '0' on left!)
  - Negative: -<size>'<base><value>
    - $\wedge$  e.g.  $-8'd3 \rightarrow legal$   $8'd-3 \rightarrow illegal$

# Integer value(cont.)

- **Extension:** 

  - **→** 6'bx **→** xx xxxx
  - → 8'b0 → 0000 0000
  - **→** 8'b1 **→** 0000 0001
- **➤ Underline:** 
  - **→** 12'b1111 0010 1011 **→** 1111 0010 1011

# Integer value(cont.)

- ✓ Verilog truncates the most significant bits when you specify the size to be Smaller than the number entered.
  - > Ex: 3'b10\_1101->3'b101
- ✓ When <size> is greater than <value>, and the MSB of <value> is <u>x</u> or <u>z</u>, it will <u>extended</u> to <size> bits.

```
7'hx // 7-bit x (x extended)4'hz // 4-bit z (z extended)
```

- ➤ 10'bz10 // z extended to fill the MSB,10'bzzzzzzzz10
- > 10'b010 // 0 extended to fill the MSB,10'b0000000010
- > 10'b110 // 0 extended to fill the MSB, 10'b1111111110

# Operator Types

- ✓ The following table shows the operators in Verilog, in order of precedence.
- ✓ An explanation of each with an example is shown in this chapter.

Type of Operators	Symbols	Highest
Concatenate & replicate	{} {{}}	1 ↑
Unary	! ~ &   ^	
Arithmetic	* / % + -	
Logical shift	<< >>	Precedence
Relational	> < >= <=	
Equality	== === != !==	
Binary bit-wise	&   ^ ~^	
Binary logical	&&	
conditional	?:	Lowest
High	est Precedence L	owest

 $\rightarrow$  a < b-1 && c != d || e == f  $\longrightarrow$  worse (a < b-1) && (c != d) || (e == f)  $\longrightarrow$  better

27

# **Operators**


- ✓ Operators
  - ➤ Arithmetic Description
    - A = B + C;
    - A = B C;
    - A = B \* C;
    - A = B / C;
    - $\triangle$  A = B % C;
- → Most synthesis tools don't support
- > Shift Operator (bit-wise)
  - $^{A}$  A = B >> 2:
- → shift right 'B' by 2-bit
- $^{\bot}$  A = B << 2;
- → shift left 'B' by 2-bit
- > Shift Operator (arithmetic)
  - $^{A}$  A = B >>> 2;
- ">>>", "<<<" are used only for 'signed' data type in Verilog 2001
- $^{A}$  A = B <<< 2;
- ▲ e.g. B = 4'b1000;

A = B >>> 2;

(A = 4'b1110 ,which is 1000 shifted to the right two positions and sign-filled.)

# About Shift Operators

- ✓ a << n
  - > a shift left n bits, and fills in zero bits
- √ h >> n
  - b shift right n bits, and fills in zero bits
- ✓ c <<< n
  - > c shift left n bits, and fills in zero bits
- ✓ d>>> n
  - > d shift right n bits, and fills in signed bits



29

# Operators (cont.)

- Bit-wise Operator
  - ▲ NOT:  $A = \sim B$ ;
  - $\triangle$  AND: A = B & C;
  - $\triangle$  OR:  $A = B \mid C$ ;
  - $\triangle$  XOR: A = B  $^{\land}$  C;
  - ▲ e.g. 4'b1001 | 4'b1100 → 4'b1101
  - ▲ e.g. 4'b1001 | 4'b1010 → 4'b1011
  - ▲ e.g. 4'b1010 & 4'b11x0 **→** 4'b10x0
  - ▲ e.g. 4'b1010 | 4'b11x0 → 4'b1110
- ➤ Logical Operators: return 1-bit true/false
  - ▲ Logical **binary** operators operate on logic values.
    - If an operand contains all zeroes, it is false (logic 0).
    - ☐ If it contains any ones, it is true (logic 1).
    - ☐ If it is unknown (contains only zeroes and/or unknown bits), its logical value is ambiguous.
  - $\wedge$  NOT: A = ! B;
  - $\triangle$  AND: A = B && C;
  - $\wedge$  OR:  $A = B \mid\mid C$ ;
  - ♣ e.g. 4'b1001 || 4'b1100 → true, 1'b1

# Operators (cont.)

Conditional Description

```
<chapter line <pre>
<chapter line <pre>
<chapter line <pre>
<chapter line <pre>
```


Relational and equality(conditional)

# Operators (cont.)

input in;

#### ?: conditional

✓ An unknown value on the condition will result in an unknown value on out.



module likebufif (in,en,out);


# Operators(cont.)

#### **➤** Concatenation

$$\land$$
 {}  $\rightarrow$  a = {b, c};



$$^{4}$$
 {{}} → a = {2{c}};




# Verilog Primitives

- ✓ Verilog provides basic logical functions as <u>predefined</u> <u>primitives</u>.
  - ➤ You do not have to define this basic functionality.

Primitive Name	Functionality	
and	Logical And	
or	Logical Or	
not	Inverter	
buf	Buffer	
xor	Logical Exclusive Or	
nand	Logical And Inverted	
nor	Logical Or Inverted	
xnor	Logical Exclusive Or Inverted	

# Gate-Level Modeling

## ✓ Primitive logic gate






The gates have *one scalar output and multiple scalar inputs.* The 1st terminal in the list of gate terminals is an **output** and the other terminals are **inputs**.

- -- can use without instance name-- can use with multiple inputs
- → e.g. and( out, in1, in2 );→ e.g. xor( out, in1, in2, in3 );






# Gate-Level Modeling (cont.)


## **✓** Primitive logic gate

buf/not gates



# Gate-Level Modeling (cont.)

- ✓ Verilog has four different types of conditional primitives.
- ✓ They have only three pins: output, input, and enable.
- ✓ They are <u>enabled</u> and <u>disabled</u> by the <u>enable</u> pin.
  - When conditional primitives are <u>disabled</u>, their <u>outputs</u> are at <u>high impedance</u>.
- ✓ Example : bufif1(out, in, enable);




Primitive Name	Functionality
bufif1	Conditional buffer with logic 1 as enabling input
bufif0	Conditional buffer with logic 0 as enabling input
notif1	Conditional inverter with logic 1 as enabling input
notif0	Conditional inverter with logic 0 as enabling input


**37** 

# Gate-Level Modeling (cont.)

## ✓ Gate Delays

- Rise Delays
- Fall Delays
- Turn-off Delays





notif1 (out, in, enable);

```
gate #( each_delay ) a1( out, i1, i2 );
gate #( rise_delay, fall_delay ) a2( out, i1, i2 ) ;
gate #( rise_delay, fall_delay, turnoff_delay ) a3( out, in, enable ) ;
```

Only bufif0, bufif1, notif0, notif1 have turn-off delays

```
e.g. and #(3,4) ( out, i1, i2 ); //rise=3,fall=4
e.g. bufif1 #(3,4,5) ( out, in, enable ); //rise=3,fall=4,turnoff=5
```

# Gate-Level Modeling (cont.)

## ✓ Gate Delays

➤ Min/Typ/Max delay time

▲ Min/Typ/Max: expectation minimum/typical/maximum delay gate #( mindelay:typdelay:maxdelay ) b( out, i1, i2 ); e.g. nand #(1:2:3) ( out, in1, in2 );


Combine min/typ/max and rise/fall/turn-off delays


```
e.g. notif1 #(3:4:5,6:7:8,1:2:3) ( out, in, enable );
/*minimum rise=3,fall=6,turn-off=1,typical rise=4,fall=7,turn-off=2,
maximum rise=5,fall=8,turn-off=3*/
```

▲ Use the +maxdelays(typdelays/mindelays) to select maximum(typical/minimum) delays for simulation

e.g. % ncverilog +maxdelays yourdesign.v


# Gate-Level Modeling (cont.)






# Gate-Level Modeling (cont.)

```
module MUX2_1(out,a,b,sel);
//declare ports
input
           a, b, sel;
output
           out;
//declare inside wire
wire
           seln;
           w0, w1;
//gate instances
not #(0.2:0.3:0.5, 0.2:0.3:0.5) n0( seln, sel );
and #(0.4:0.6:0.9, 0.4:0.6:0.9) a0( w0, a, seln );
and #(0.4:0.6:0.9, 0.4:0.6:0.9) a1( w1, b, sel );
or #(0.4:0.6:0.9, 0.4:0.6:0.9) o0( out, w0, w1 );
endmodule
```




# Example



```
module ADDR_HALF(A, B, SUM, C_OUT);
input A, B;
output SUM, C_OUT;
wire c_out_bar;
xor (SUM, A, B);
and (C_OUT, A, B);
endmodule
```


# Example (cont.)




```
module ADDR_FULL(A, B, C_IN, SUM, C_OUT);
input A, B, C_IN;
output SUM, C_OUT;
wire w1, w2, w3;
ADDR_HALF M1(.A(A), .B(B), .SUM(w1), .C_OUT(w2));
ADDR_HALF M2(.A(C_IN), .B(w1), .SUM(SUM), .C_OUT(w3));
or (C_OUT, w2, w3);
endmodule
```

# Example (cont.)

```
\begin{array}{llll} module & MUX4x1(Z,D0,D1,D2,D3,S0,S1);\\ output & Z;\\ input & D0,D1,D2,D3,S0,S1;\\ & and & (T0,D0,S0\_,S1\_),\\ & (T1,D1,S0\_,S1),\\ & (T2,D2,S0,S1\_),\\ & (T3,D3,S0,S1);\\ & not & (S0\_,S0), (S1\_,S1);\\ & or & (Z,T0,T1,T2,T3);\\ endmodule \end{array}
```



```
\begin{tabular}{llll} module & rs\_latch (y,yb,r,s); \\ output & y,yb; \\ input & r,s; \\ & nor & n1(y,r,yb); \\ & nor & n2(yb,s,y); \\ endmodule & \begin{tabular}{lll} & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\
```



# A Simple and Complete Example

- ✓ The system consists of a 2:1 multiplexer, which is the <u>Device Under Test</u>
  (<u>DUT</u>), and a **test fixture** to provide a <u>test stimulus</u> and a <u>verification</u>
  mechanism.
- ✓ In the next few pages the test fixture will be described behaviorally and the DUT will be described at the gate level, to illustrate <u>mixed-level</u> simulation.

Test Fixture

Device Under Test


a a1

Response Generation and Verification

Test the 2:1 MUX's Verilog model by applying test patterns and observing its output response

45

## Simulation Environment



Can use behavior-level

# Simulation Environment (cont.)

#### **TESTBED.v**

```
`timescale 1ns/10ps
`include "MUX2_1.v"
`include "PATTERN.v"

module TESTBED;

wire out,a,b,sel,clk,reset;

MUX2_1 mux(.out(out),.a(a),.b(b),.sel(sel));

PATTERN pat(.sel(sel),.out(out),.a(a),.b(b));

enmodule
```

# Simulation Environment (cont.)

#### **PATTERN.v**

```
module PATTERN(sel,out,a,b);

input out;
output a,b,sel;

reg a,b,sel,clk,reset;
integer i;
parameter cycle=10;

always #(cycle/2) clk = ~clk;

initial begin
a=0;b=0;sel=0;reset=0;clk=0;
#3 reset = 1;
#10 reset = 0;
```

```
#cycle sel=1;
for(i=0;i<=3;i=i+1)
begin
#cycle {a,b}=i;
#cycle $display( "sel=%b, a=%b, b=%b,
           out=%b", sel, a, b, out);
end
#cycle sel=0;
for(i-0;i<-3;i-i+1)
begin
#cycle {a,b}=i;
#cycle $display( "sel=%b, a=%b, b=%b,
          out=%b", sel, a, b, out);
end
#cycle $finish;
end
endmodule
```

## Device Under Test

✓ Example is shown as below : mux2\_1.v

```
module MUX2_1 (out, a, b, sel);

// Port declarations

output out;

input a, b, sel;

wire out, a, b, sel;

wire sel_, a1, b1;

// The netlist (structural)


not u1(sel_, sel);

and u2(a1, a, sel_);

and u3(b1, b, sel);

or u4(out, a1, b1);

endmodule
```




49

## Procedural Blocks

#### **Procedural Blocks**

- ✓ It is common to use procedural blocks during behavioral modeling. You must specify the stimulus part of the test fixture inside a procedural block.
- ✓ There are two types of procedural blocks:
  - initial procedural blocks, which execute only once
  - always procedural blocks, which execute in a loop
- ✓ There is a difference between the activation and the execution of procedural blocks:
  - ➤ All procedural blocks are activated at time 0, waiting to be executed based upon the user-specific conditions.
  - ➤ All procedural blocks execute concurrently, allowing you to model the inherent concurrence in hardware.



# Data Assignment

- ✓ Continuous Assignment → for wire assignment
  - ➤ Imply that whenever any change on the RHS of the assignment occurs, it is evaluated and assigned to the LHS.

```
^{\leftarrow} e.g. wire [3:0] a; assign a = b + c; //continuous assignment
```

- ✓ Procedural Assignment → for reg assignment
  - > assignment to "**register**" data types may occur within *always*, *initial*, *task* and *function*. These expressions are controlled by triggers which cause the assignment to evaluate.

```
    ★ e.g. reg a,clk; always #5 clk = ~clk; //procedural assignment
    ★ e.g. always @ (b) //procedural assignment with triggers a = ~b;
```

# Data Assignment (cont.)


In the behavior-level modeling, Verilog code is just like C language. And in the behavior level, we use two essential statement.

#### ✓ initial

 An initial block starts at 0, and executes once in a simulation.

#### ✓ always

 An always block starts at 0, and executes repeatedly as a loop.



## Test Fixture (cont.)

#### **Describing Stimulus**

- ✓ In the example below, **a**, **b**, and **sel** are declared as data type *reg*. Signals of a register data type retain their value until reassigned.
- ✓ #5 is used to specify waiting for 5 time units.
- ✓ \$finish is a system task that ends simulation.
- ✓ Example is shown as below :

```
module testfixture:
//Data type declaration
      reg a, b, sel;
      wire out:
 //MUX instance
      MUX2_1 mux (out, a, b, sel);
 //Apply stimulus
      initial begin
      a = 0; b = 1; sel = 0;
      #5 b = 0;
                                Procedural
      #5 b = 1; sel = 1;
                                 Blocks
      #5 a = 1:
      #5 $finish:
      end
 //Display results
```

Time	Values		
	а	b	sel
0	0	1	0
5	0	0	0
10	0	1	1
15	1	1	1

53

## Test Fixture (cont.)

#### **Response Generation**

endmodule

- ✓ Verilog provides a number of <u>system tasks</u> and <u>system functions</u>, including:
  - > \$time is a system function that returns the current simulation time.
  - > \$monitor is a system task that displays the values of the argument list at the end of any time unit in which any of the arguments change.
  - > \$monitor displays the values of the argument list at the end of any time unit in which any of the arguments change. It is not, however, triggered by the change in value caused by \$time.

#### \$monitor (["format\_specifiers",] <arguments>);

✓ For example:

> \$monitor(\$time.o.in)

0010 0 0 1 0 5000 5 0 0 0 10011 10 0 1 1

➤ \$monitor(\$time, o, in1, in2); 增加空格 ➤ \$monitor(\$time,, out,, a,, b,,, sel);

- \$monitor(\$time, "%b %h %d %o", sig1, sig2, sig3, sig4);
- > \$monitor(\$time, "sig1=%b, sig2=%h, sig3=%d, sig4=%o", sig1, sig2, sig3, sig4);

## Test Fixture (cont.)

```
Complete Test Fixture
 module testfixture:
  //Data type declaration
      reg a, b, sel;
      wire out;
  //MUX instance
      MUX2_1 mux (out, a, b, sel);
  //Apply stimulus

◆ #10 and #5 used to specify for 10 time unit delay

      initial
                               $finish is a system task that ends simulation
      begin
      a = 0; b = 1; sel = 0;
                                                     Time
                                                              Values
      #5 b = 0;
      #5 b = 1; sel = 1;
                                                                     b
                                                                             sel
                                                             а
      #10 a = 1;
                                                     0
                                                             0
                                                                             0
      #10 $finish;
                                                     5
                                                             0
                                                                     0
                                                                             0
                                                     10
                                                             0
                                                                             1
                                                                     1
      end
                                                     20
                                                                     1
                                                                             1
  //Display results
      initial
      $monitor ($time,,"out=%b a=%b b=%b sel=%b", out, a, b, sel);
 endmodule
```

55

# Simulation Environment (cont.)

- ✓ Dump a FSDB file for debug
  - General debussy waveform generator
    - ♣ \$fsdbDumpfile("file\_name.fsdb");
- → Dump an fsdb file

▲ \$fsdbDumpvars;

- → Dump all values
- > Other debussy waveform generator
  - ▲ \$fsdbSwitchDumpfile("file\_name.fsdb");
    - → close the previous fsdb file and create a new one and open it
  - ▲ \$fsdbDumpflush ("file\_name.fsdb");
    - → not wait the end of simulation and Dump an fsdb file
  - ▲ \$fsdbDumpMem(memory\_name, begin\_cell, size);
    - → the memory array is stored in an fsdb file
  - ▲ \$fsdbDumpon;

\$fsdbDumpoff;

→ just Dump and not Dump

## Simulation Environment (cont.)

#### ✓ Clock Generation

initial clk = 0; always #25 clk = ~clk;



#### ✓ Display simulation result

- Texture format output
  - \$display("%t, clk=%b in=%d out=%d \n", \$time clk, in, out );
  - \$monitor(\$time,"clk=%b out=%b\n",clk,out);
     format (display): %d (decimal), %b (binary), %h (hexadecimal),
     %o (octal), %c(ASCII),%s (strings), %v
     (strength), %m(hierarchical name), %t (time)
     \$time: current time
     \n: new line, \t: tab, \\: backslash, \": double quote

# Simulation Environment (cont.)

#### Random number generation

- \$random
- \$random(seed)


e.g. in1=\$random; in2=\$random(37);

#### ✓ Control command

- \$finish;//finish the simulation
- \$stop;//stop the simulation

#### Simulation command

- Verilog compile
  - verilog test\_file\_name.v
  - ncverilog test\_file\_name.v
- Debussy waveform generation
  - nWave &
- Modelsim simulation and debug toolvsim &





## Hierarchical Names

- ✓ Every identifier in a Verilog HDL description shall have a <u>unique</u> <u>hierarchical</u> path name.
- ✓ The hierarchy of names can be viewed as a tree structure.

✓ Hierarchical name referencing allows free data access to any object

from any level in the hierarchy.






TOP.SBUS
TOP.CHILD.ART
TOP.PROC.ART
TOP.PROC.BLB.CIT / TOP.PROC.BLA.DOT

**59** 

# A Full Adder Example (1/9) (OPTIONAL)

◆ Symbol of a full adder



Expected behavior of a full adder


a	b	ci	sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# A Full Adder Example (2/9) (OPTIONAL)

#### Gate level Verilog description of a full adder

```
module fadder (sum,cout,a,b,ci);
  //port declaration
  output sum, cout;
  input a, b, ci;

  //netlist declaration
  xor u0 (sum, a, b, ci);
  and u1 (net1, a, b);
  and u2 (net2, b, ci);
  and u3 (net3, ci, a);
  or u4 (cout, net1, net2, net3);
endmodule
```




**61** 

# A Full Adder Example (3/9) ( OPTIONAL )

## Behavior level Verilog description of a full adder

```
module fadder (sum,cout,a,b,ci);
  //port declaration
  output sum, cout;
  input a, b, ci;

reg sum,cout;
  //behavior declaration
  always @(a or b or ci)
  begin
    sum = a ^ b ^ ci;
    cout = (a&b)|(b&ci)|(ci&a);
  end
endmodule
```



# A Full Adder Example (4/9) (OPTIONAL)

#### **Test Fixture – Specifying an Instance & Data type Declaration**

 Test patterns must be first stored in storage elements and then applied to DUT

```
module fadder_test;
  //Data type declaration
  reg a,b,ci;
                                                              sum
  wire sum, cout;
                                                                 sum
                                         Stimulus
                                           and
  //Instantiate modules
                                                                 cout
                                          Control
                                                    b
                                                              cout
  fadder fadd01(sum,cout,a,b,ci);
  //Apply stimulus
                                                    ci
  //Display results
endmodule
```

63

# A Full Adder Example (5/9) (OPTIONAL)

#### **Test Fixture – Add the Stimulus**

	а	b	ci
0	Х	Х	Х
10	0	0	0
20	1	0	0
30	1	0	1
40	1	1	1
50	0	1	0

```
module fadder_test;
  //Data type declaration
  reg a,b,ci;
  wire sum, cout;
  //Instantiate modules
  fadder fadd01(sum,cout,a,b,ci);
  //Apply stimulus
  initial
    begin
      #10 a=0;b=0;ci=0;
      #10 a=1;b=0;ci=0;
      #10 a=1;b=0;ci=1;
      #10 a=1;b=1;ci=1;
      #10 a=0;b=1;ci=0;
      #10 $finish;
  //Display results
endmodule
```

# A Full Adder Example (6/9) ( OPTIONAL )

#### **Test Fixture – Observe the Response**

```
module fadder_test;
  reg a,b,ci;
  wire sum, cout;
  fadder fadd01(sum,cout,a,b,ci);
  initial
    begin
      #10 a=0;b=0;ci=0;
      #10 a=1;b=0;ci=0;
      #10 a=1;b=0;ci=1;
      #10 a=1;b=1;ci=1;
      #10 a=0;b=1;ci=0;
      #10 $finish;
    end
  //Display results
  initial
  $monitor ($time,,"a=%b,b=%b,ci=%b, sum=%b,cout=%b",
                   a,b,ci,sum,cout);
endmodule
```

65

# A Full Adder Example (7/9) (OPTIONAL)

#### **Simulation Result**

# % verilog testfixture.v fadder.v ...... Compiling source file "fadder.v" Compiling source file "fadder\_test.v" Highest level modules: testfadder 0 a=x,b=x,ci=x, sum=x,cout=x 10 a=0,b=0,ci=0, sum=0,cout=0 20 a=1,b=0,ci=0, sum=1,cout=0 30 a=1,b=0,ci=1, sum=0,cout=1 40 a=1,b=1,ci=1, sum=1,cout=1 50 a=0,b=1,ci=0, sum=1,cout=0

Use the –f command line option to specify a file that contains command-line arguments.

verilog –f run.f

run.f

fadder.v
Testfixture.v

L13 "fadder\_test.v": \$finish at simulation time 60 0 simulation events (use +profile or +listcounts option to count) CPU time: 0.1 secs to compile + 0.0 secs to link + 0.0 secs in simulation End of VERILOG-XL 3.0.s005 Jan 21, 2003 12:39:26


# A Full Adder Example (8/9) (OPTIONAL)

#### **Create the Simulation Waveform**

**67** 

# A Full Adder Example (9/9) ( OPTIONAL )

## Springsoft Verdi (nWave) waveform viewer







69

# Create Project

✓ File→ New→ Project...

✓ Add Existing File or Create New File






File Name  E:/tmp/CIC_lab/Lab1/addsub/a	addsub.v E:/tmp/CI Browse
Add file as type default	Folder  Top Level
Reference from current location	Copy to project directory

# Compile files

✓ Compile → Compile All...




✓ Check the status

**71** 


## Simulation

✓ Simulate → Start Simulation



# Add signal to Waveform window

✓ Select signal level



**73** 

# Waveform window

✓ Waveform window

