



University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Top.SchDoc		MODIFIED 2025-01-01
ENGINEER Farris Matar	REVIEWER *	SHEET 1 OF 14

BMS INTERFACE

BMS Power Ports




UART Communication




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT BMS Interface.SchDoc		MODIFIED 2024-12-27
ENGINEER Farris Matar	REVIEWER *	SHEET 2 OF 14

IDEAL DIODE




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Ideal Diode.SchDoc		MODIFIED 2024-12-29
ENGINEER Farris Matar	REVIEWER *	SHEET 3 OF 14

IDEAL DIODE



University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Ideal Diode.SchDoc		MODIFIED 2024-12-29
ENGINEER Farris Matar	REVIEWER *	SHEET 3 OF 14

4

REV
1.0

PROJECT	BC-MPR.PrjPcb, BUILD
---------	----------------------

DOCUMENT
Ideal Diode.SchDoc

ENGINEER
Farris Matar


REVIEWER	
★	

MODIFIED
2024-12-29

SHEET 3 OF 14

4

MOTOR POWER SWITCH







Motor switch is default OFF, enabled by STM32 (voltage divider on EN signal will still ensure MTR_SW_EN passes the threshold for the IC)

If an external supply is plugged in, the motor switch is forced OFF.

University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Motor Power Switch.SchDoc		MODIFIED 2024-12-28
ENGINEER Farris Matar	REVIEWER *	SHEET 4 OF 14


MOTOR CONTROLLER INTERFACE




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Motor Controller Interface.SchDoc		MODIFIED 2024-12-27
ENGINEER Farris Matar	REVIEWER *	SHEET 5 OF 14

LOW VOLTAGE POWER


12V Buck Converter (3A Max)



3V3 Buck Converter (600mA Max)




Voltage Rail Status LEDs




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT LV Power.SchDoc		MODIFIED 2024-12-31
ENGINEER Farris Matar	REVIEWER *	SHEET 6 OF 14

HIGH VOLTAGE POWER STAGE



BQ25756 Data & Config
BQ25756 Data Config.SchDoc



University of Waterloo
200 University Ave W
Waterloo, Ontario, Canada
N2L 3G1

REV
1.0

PROJECT
BC-MPR.PrjPcb, BUILD

DOCUMENT
HV Power Stage.SchDoc



ENGINEER
Farris Matar

REVIEWER
*

MODIFIED
2025-01-02

SHEET 7 OF 14

BQ25756 DATA & CONFIG









BQ25756 Configuration:
- 23.92 ACUV, 48.19 ACOV
- 43.15V Battery Regulation Target Voltage (must set VFB to 1.534V)
- 200kHz switching frequency
- No hardware current limits (current limits still configurable via I2C)

Header connected to 5Ω on FB line, allows for testing stability


University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT BQ25756 Data Config.SchDoc		MODIFIED 2024-12-27
ENGINEER Farris Matar	REVIEWER *	SHEET 8 OF 14

STM32 MCU





University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb,BUILD		
DOCUMENT STM32 MCU.SchDoc		MODIFIED 2025-01-05
ENGINEER Farris Matar	REVIEWER *	SHEET 9 OF 14

MCU POWER / CLOCK / DEBUG




Debug / Programming Connector




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT MCU Power Clock Debug.SchDoc	MODIFIED 2025-01-05	
ENGINEER Farris Matar	REVIEWER *	SHEET 10 OF 14

CONTROL INTERFACE BOARD

Power Output




Control Signals




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Control Interface Board.SchDoc		MODIFIED 2025-01-02
ENGINEER Farris Matar	REVIEWER *	SHEET 11 OF 14

EXTERNAL SUPPLY INTERFACE



University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT External Supply Interface.SchDoc		MODIFIED 2025-01-01
ENGINEER Farris Matar	REVIEWER *	SHEET 12 OF 14


FAN POWER SWITCH




University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Fan Power Switch.SchDoc		MODIFIED 2025-01-01
ENGINEER Farris Matar	REVIEWER *	SHEET 13 OF 14

DEBUG INTERFACE


FTDI USB to UART Debug




I2C Breakout



Motor Controller Breakout



Control Interface Breakout



University of Waterloo 200 University Ave W Waterloo, Ontario, Canada N2L 3G1		REV 1.0
PROJECT BC-MPR.PrjPcb, BUILD		
DOCUMENT Debug Interface.SchDoc		MODIFIED 2024-12-27
ENGINEER Farris Matar	REVIEWER *	SHEET 14 OF 14