# PROJECT 1 Synchronous FIFO Verification


Prepared by: Farah Haitham Saddik

Supervised by: Eng. Kareem Waseem

### INTRODUCTION

A **First-In, First-Out (FIFO)** buffer is a fundamental element in digital system design used for data stream management between subsystems operating at different clock domains or data rates. It ensures sequential data integrity, following the principle that the first data word written into the buffer is the first one read out. FIFOs are widely utilized in communication interfaces, processor pipelines, and hardware accelerators, where synchronization and throughput consistency are essential.

In this project, a synchronous FIFO was designed in Verilog to support configurable data width and depth. The design integrates write/read control logic, pointers wraparound, and status flag generation for real-time monitoring of buffer occupancy. To validate the design's functionality, a SystemVerilog-based verification environment was developed, featuring constrained-random stimulus generation, assertion-based verification (SVA), and a scoreboard-driven self-checking mechanism. Functional coverage was employed to ensure all operational and corner-case scenarios were exercised.



**Synchronous FIFO** 

### **INTERFACE**

```
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input clk;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO WIDTH-1:0] data out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
event input_driven;
modport DUT(input data_in, rst_n, wr_en, rd_en, clk,
            output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
modport TEST(output data_in, rst_n, wr_en, rd_en, input clk, input_driven,
             data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
modport MONITOR(input data_in, rst_n, wr_en, rd_en, clk, input_driven ,
              data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
endinterface
```

# RTL CODE BEFORE MODIFICATIONS

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input [FIFO WIDTH-1:0] data in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max fifo addr = $clog2(FIFO DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
       wr ptr <= 0;
        // NOT RESETING overflow FLAG & wr ack COUNTER
    else if (wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= data_in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
        wr ack <= 0:
        if (full & wr_en)
           overflow <= 1:
            overflow <= 0;
```

```
always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin

rd_ptr <= 0;

// NOT RESETING underflow FLAG

end

else if (rd_en && count != 0) begin

data_out <= mem[rd_ptr];

rd_ptr <= rd_ptr + 1;

end

end

else end

always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin

count <= 0;

end

else begin

// NOT CONSIDERING CONDITIONS WHERE ({wr_en, rd_en} == 2'b11)

if (({wr_en, rd_en} == 2'b10) && !full)

count <= count <= count + 1;

else if (({wr_en, rd_en} == 2'b01) && !empty)

count <= count <= 1;

end

end

assign full = (count == FIFO_DEPTH)? 1 : 0;

assign underflow = (empty && rd_en)? 1 : 0; // underflow IS A SEQUENTIAL FLAG

assign almostempty = (count == 1)? 1 : 0;

endmodule
```

# RTL CODE AFTER MODIFICATIONS

```
module FIFO(FIFO_if.DUT fifo_if);
localparam max_fifo_addr = $clog2(fifo_if.FIFO_DEPTH);
reg [fifo_if.FIFO_WIDTH-1:0] mem [fifo_if.FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        wr ptr <= 0;
        fifo_if.overflow <= 0;</pre>
        fifo_if.wr_ack <= 0;
    else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin</pre>
       mem[wr_ptr] <= fifo_if.data_in;
fifo_if.wr_ack <= 1;</pre>
        wr_ptr <= wr_ptr + 1;
        fifo if.overflow <= 0;</pre>
    else begin
        fifo_if.wr_ack <= 0;
        if (fifo_if.full & fifo_if.wr_en)
            fifo_if.overflow <= 1;
             fifo_if.overflow <= 0;</pre>
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        rd ptr <= 0;
        fifo_if.underflow <= 0;</pre>
    else if (fifo_if.rd_en && count != 0) begin
        fifo_if.data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
```

```
fifo_if.underflow <= 0;
        if (fifo_if.empty && fifo_if.rd_en)
            fifo_if.underflow <= 1;</pre>
        else
            fifo_if.underflow <= 0;</pre>
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        count <= 0;
        if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
            count <= count - 1;</pre>
        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
            count <= count + 1;</pre>
assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
assign fifo_if.empty = (count == 0)? 1 : 0;
assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1)? 1 : 0;
assign fifo_if.almostempty = (count == 1)? 1 : 0;
```

### **ASSERTIONS**

```
ifdef SIM
always_comb begin
    if(!fifo_if.rst_n) begin
       count_a: assert final(count == {(max_fifo_addr+1){1'b0}});
       wr_ptr_a: assert final(wr_ptr == {max_fifo_addr{1'b0}});
       rd_ptr_a: assert final(rd_ptr == {max_fifo_addr{1'b0}});
       overflow_a: assert final(fifo_if.overflow == 1'b0);
       wr_ack_a: assert final(fifo_if.wr_ack == 1'b0);
       underflow_a: assert final(fifo_if.underflow == 1'b0);
       full_a: assert final(fifo_if.full == 1'b0);
       empty_a: assert final(fifo_if.empty == 1'b1);
       almostfull_a: assert final(fifo_if.almostfull == 1'b0);
       almostempty_a: assert final(fifo_if.almostempty == 1'b0);
    if(count == fifo_if.FIFO_DEPTH)
       full aa: assert final(fifo if.full == 1'b1);
    if(count == fifo_if.FIFO_DEPTH-1)
       almostfull_aa: assert final(fifo_if.almostfull == 1'b1);
    if(count == 1'b0)
       empty_aa: assert final(fifo_if.empty == 1'b1);
    if(count == 1'b1)
       almostempty_aa: assert final(fifo_if.almostempty == 1'b1);
property wr_ack_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (!fifo_if.full && fifo_if.wr_en) |=> fifo_if.wr_ack;
property overflow_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (fifo_if.full && fifo_if.wr_en) |=> fifo_if.overflow;
```

```
property underflow p;
    @(posedge fifo if.clk) disable iff (!fifo if.rst n)
    (fifo_if.empty && fifo_if.rd_en) |=> fifo_if.underflow;
endproperty
property count_rw_empty_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (fifo_if.empty && fifo_if.rd_en && fifo_if.wr_en) |=> (count == $past(count) + 1'b1);
endproperty
property count_rw_full_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (fifo_if.full && fifo_if.rd_en && fifo_if.wr_en) |=> (count == $past(count) - 1'b1);
endproperty
property count_w_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (!fifo_if.full && !fifo_if.rd_en && fifo_if.wr_en) |=> (count == $past(count) + 1'b1);
endproperty
property count_r_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (!fifo_if.empty && fifo_if.rd_en && !fifo_if.wr_en) |=> (count == $past(count) - 1'b1);
endproperty
property wr_ptr_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (!fifo_if.full && fifo_if.wr_en) |=> (wr_ptr == $past(wr_ptr) + 1'b1);
property rd_ptr_p;
    @(posedge fifo_if.clk) disable iff (!fifo_if.rst_n)
    (!fifo_if.empty && fifo_if.rd_en) |=> (rd_ptr == $past(rd_ptr) + 1'b1);
```

# FIFO\_TRANSACTION CLASS

```
FIFO_transaction_pkg.sv
      package FIFO_transaction_pkg;
      class FIFO_transaction;
         parameter FIFO WIDTH = 16;
          parameter FIFO DEPTH = 8;
          rand logic [FIFO_WIDTH-1:0] data_in;
          rand logic rst_n, wr_en, rd_en;
          logic [FIFO_WIDTH-1:0] data_out;
          logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow;
          int RD EN ON DIST;
          int WR_EN_ON_DIST;
          function new(int rd_dist = 30, wr_dist = 70);
              RD EN ON DIST = rd dist;
              WR EN ON DIST = wr dist;
          constraint rst n const{
              rst_n dist {1 :/ 95, 0 :/ 5};
          constraint wr en const{
              wr_en dist {1 :/ WR_EN_ON_DIST, 0:/ (100 - WR_EN_ON_DIST)};
          constraint rd_en_const{
              rd_en dist {1 :/ RD_EN_ON_DIST, 0:/ (100 - RD_EN_ON_DIST)};
      endclass
      endpackage
```

## **SHARED PACKEGE**

```
shared_pkg.sv
package shared_pkg;
int error_count;
int all_error_count;
int correct_count;
int all_correct_count;
bit test_finished;
event input_driven;
endpackage
```

# FIFO\_SCOREBOARD CLASS

```
FIFO_scoreboard.sv
      package FIFO_scoreboard_pkg;
      import FIFO_transaction_pkg::*;
      import shared_pkg::*;
          parameter FIFO WIDTH = 16;
          logic [FIFO_WIDTH-1:0] data_out_ref;
          logic wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
          logic[FIFO_WIDTH-1:0] qmem [$];
          function void check_data(FIFO_transaction ftr);
              reference_model(ftr);
              if (ftr.data_out != data_out_ref) begin
                  $display("ERROR!! - data_out_expected = %h , data_out = %h", data_out_ref, ftr.data_out);
                  all_error_count++;
              else begin
                 correct count++;
                  all_correct_count++;
              if (ftr.wr_ack != wr_ack_ref) begin
                  $display("ERROR!! - wr_ack_expected = %h , wr_ack = %h", wr_ack_ref, ftr.wr_ack);
                  all_error_count++;
              else all_correct_count++;
              if (ftr.overflow != overflow_ref) begin
                  $display("ERROR!! - overflow_expected = %h , overflow = %h", overflow_ref, ftr.overflow);
                  all_error_count++;
              else all_correct_count++;
```

```
if (ftr.full != full_ref) begin
   $display("ERROR!! - full expected = %h , full = %h", full ref, ftr.full);
   all error count++;
else all_correct_count++;
all_error_count++;
else all_correct_count++;
if (ftr.almostfull != almostfull_ref) begin
   $display("ERROR!! - almostfull_expected = %h , almostfull = %h", almostfull_ref, ftr.almostfull);
   all_error_count++;
else all_correct_count++;
if (ftr.almostempty != almostempty_ref) begin
   $display("ERROR!! - almostempty_expected = %h , almostempty = %h", almostempty_ref, ftr.almostempty);
   all_error_count++;
else all_correct_count++;
if (ftr.underflow != underflow_ref) begin
   $display("ERROR!! - underflow_expected = %h , underflow = %h", underflow_ref, ftr.underflow);
   all_error_count++;
else all_correct_count++;
```

```
function void reference_model(FIFO_transaction ftr);
        if (!ftr.rst_n) begin
           wr_ack_ref = 0;
           overflow_ref = 0;
            full ref = 0;
            empty_ref = 1;
            almostfull_ref = 0;
            almostempty_ref = 0;
            underflow_ref = 0;
            qmem.delete();
        end
        else begin
            wr_ack_ref = (ftr.wr_en && qmem.size() < ftr.FIFO_DEPTH);</pre>
            overflow_ref = (ftr.wr_en && qmem.size() == ftr.FIFO_DEPTH);
            underflow_ref = (ftr.rd_en && qmem.size() == 0);
            if (ftr.rd_en && !empty_ref) data_out_ref = qmem.pop_front();
            if (ftr.wr_en && !full_ref) qmem.push_back(ftr.data_in);
            full_ref = (qmem.size() == ftr.FIFO_DEPTH);
            empty_ref = (qmem.size() == 0);
            almostfull_ref = (qmem.size() == ftr.FIF0_DEPTH - 1);
            almostempty_ref = (qmem.size() == 1);
       end
endclass
endpackage
```

# FIFO\_COVERAGE CLASS

```
package FIFO_coverage_pkg;
import FIFO_transaction_pkg::*;
class FIFO coverage;
   FIFO_transaction F_cvg_txn;
       wr_en_cp: coverpoint F_cvg_txn.wr_en;
       rd_en_cp: coverpoint F_cvg_txn.rd_en;
       wr_ack_cp: coverpoint F_cvg_txn.wr_ack;
       overflow_cp: coverpoint F_cvg_txn.overflow;
       full_cp: coverpoint F_cvg_txn.full;
       empty_cp: coverpoint F_cvg_txn.empty;
       almostfull_cp: coverpoint F_cvg_txn.almostfull;
       almostempty_cp: coverpoint F_cvg_txn.almostempty;
       underflow_cp: coverpoint F_cvg_txn.underflow;
       wr_ack_cr: cross wr_en_cp, rd_en_cp, wr_ack_cp{
   illegal_bins wr_ack_illegal = binsof(wr_en_cp) intersect {0} && binsof(wr_ack_cp) intersect {1};
        overflow_cr: cross wr_en_cp, rd_en_cp, overflow_cp{
            illegal_bins overflow_illegal = binsof(wr_en_cp) intersect {0} && binsof(overflow_cp) intersect {1};
        full_cr: cross wr_en_cp, rd_en_cp, full_cp{
            illegal_bins full_illegal = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
       empty_cr: cross wr_en_cp, rd_en_cp, empty_cp;
       almostfull_cr: cross wr_en_cp, rd_en_cp, almostfull_cp;
        almostempty_cr: cross wr_en_cp, rd_en_cp, almostempty_cp;
        underflow_cr: cross wr_en_cp, rd_en_cp, underflow_cp{
            illegal_bins underflow_illegal = binsof(rd_en_cp) intersect {0} && binsof(underflow_cp) intersect {1};
```

```
function new();

cov = new();

endfunction

function void sample_data(FIFO_transaction F_txn);

f_cvg_txn = F_txn;

cov.sample();

endfunction

endclass

endpackage
```

# FIFO\_MONITOR CLASS

```
import shared pkg::*;
import FIFO scoreboard pkg::*;
import FIFO transaction pkg::*;
import FIFO coverage pkg::*;
module FIFO_monitor (FIFO_if.MONITOR fifo_if);
FIFO coverage fc = new();
FIFO transaction ft = new();
FIFO scoreboard fs = new();
initial begin
    forever begin
        @(input driven);
        @(negedge fifo_if.clk);
        ft.data in = fifo if.data in;
        ft.rst_n = fifo_if.rst_n;
        ft.wr en = fifo if.wr en;
        ft.rd en = fifo if.rd en;
        ft.data out = fifo if.data out;
        ft.wr ack = fifo if.wr ack;
        ft.overflow = fifo if.overflow;
        ft.full = fifo if.full;
        ft.empty = fifo if.empty;
        ft.almostfull = fifo_if.almostfull;
        ft.almostempty = fifo_if.almostempty;
        ft.underflow = fifo if.underflow;
```

### **TESTBENCH**

```
FIFO_tb.sv
      import FIFO_transaction_pkg::*;
      import shared_pkg::*;
      module FIFO_tb (FIFO_if.TEST fifo_if);
      FIFO_transaction obj = new();
      initial begin
          assert_reset();
          -> input_driven;
          repeat(10000) begin
              assert(obj.randomize());
              fifo_if.rst_n = obj.rst_n;
              fifo_if.data_in = obj.data_in;
              fifo_if.wr_en = obj.wr_en;
              fifo_if.rd_en = obj.rd_en;
              @(negedge fifo if.clk);
              -> input driven;
          test_finished = 1;
      end
      task assert_reset();
          fifo_if.rst_n = 0;
          fifo_if.data_in = 0;
          fifo_if.wr_en = 0;
          fifo_if.rd_en = 0;
          @(negedge fifo_if.clk);
          fifo_if.rst_n = 1;
      endmodule
```

# **TOP MODULE**

```
## FIFO_top.sv

1     module FIFO_top();
2     bit clk;
3     initial begin
4     forever #1 clk = ~clk;
5     end
6
7     FIFO_if fifo_if(clk);
8
9     FIFO dut(fifo_if);
10     FIFO_tb tb(fifo_if);
11     FIFO_monitor mon(fifo_if);
12
13     endmodule
```

### **DO FILE**

```
run.do
    vlog +define+SIM -f files list.list +cover -covercells
   vsim -voptargs=+acc work.FIFO_top -cover
   add wave *
   run 0
    add wave -position insertpoint \
    sim:/FIFO_top/fifo_if/FIFO_WIDTH \
   sim:/FIFO_top/fifo_if/FIFO_DEPTH \
   sim:/FIFO_top/fifo_if/clk \
   sim:/FIFO_top/fifo_if/data_in \
    sim:/FIFO_top/fifo_if/rst_n \
    sim:/FIFO_top/fifo_if/wr_en \
    sim:/FIFO_top/fifo_if/rd_en \
    sim:/FIFO_top/fifo_if/data_out \
    sim:/FIFO top/fifo if/wr ack \
    sim:/FIFO top/fifo if/overflow \
   sim:/FIFO_top/fifo_if/full \
   sim:/FIFO_top/fifo_if/empty \
    sim:/FIFO top/fifo if/almostfull \
   sim:/FIFO_top/fifo_if/almostempty \
   sim:/FIFO_top/fifo_if/underflow
   add wave -position insertpoint \
   sim:/FIFO_top/dut/mem \
   sim:/FIFO_top/dut/wr_ptr \
   sim:/FIFO top/dut/rd ptr
   run -all
   coverage save FIFO_top.ucdb -onexit
```

```
files_list.list

1 FIFO_if.sv

2 FIFO.sv

3 FIFO_transaction_pkg.sv

4 shared_pkg.sv

5 FIFO_scoreboard.sv

6 FIFO_coverage_pkg.sv

7 FIFO_mon.sv


8 FIFO_tb.sv


9 FIFO_top.sv
```


# **VERIFICATION PLAN**

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the flags (ful -almostfull - almostempty - overflow - underflow) should be low and empty should be high	Directed at the start of the simulation, and then randomized with constraint that drives the reset to be off 95% of the simulation time	-	Immediate assertion & A checker in the reference model to check for the asynch reset functionality
FIFO_2	When the reset is deasserted and wr_en is asserted, the input data_in should be inserted in the fifo where the pointer wr_ptr is pointing in & the output wr_ack should be high if the fifo is not full	Randomizition for data_in ,randomized with constraint that drives the wr_en to be on WR_EN_ON_DIST% of the simulation time	Covers all values of wr_en & wr_ack	Concurrent assertion & A checker in the reference model to check for the wr_ack
FIFO_3	When the reset is deasserted and rd_en is asserted, the output data_out should take the value of where the pointer rd_ptr is pointing in	Randomizition for rd_en with constraint that drives the it to be on RD_EN_ON_DIST% of the simulation time	Covers all values of rd_en	A checker in the reference model to make sure the output data_out is correct
FIFO_4	When the reset is deasserted and the fifo is full, the ouput full should be high	-	Covers all values of full	Immediate assertion & A checker in the reference model to check for the full flag
FIFO_5	When the reset is deasserted and the fifo is almost full (only one place left to write in), the ouput almostfull should be high	-	Covers all values of almostfull	Immediate assertion & A checker in the reference model to check for the almostflag flag
FIFO_6	When the reset is deasserted and the fifo is empty, the ouput empty should be high	-	Covers all values of empty	Immediate assertion & A checker in the reference model to check for the empty flag
FIFO_7	When the reset is deasserted and the fifo is almost empty(only one place left to be read), the ouput almostempty should be high	-	Covers all values of almostempty	Immediate assertion & A checker in the reference model to check for the almostempty flag
FIFO_8	When the reset is deasserted and the fifo is full and wr_en is high, the ouput overflow should be high	-	Covers all values of overflow	Concurrent assertion & A checker in the reference model to check for the overflow flag
FIFO_9	When the reset is deasserted and the fifo is empty and rd_en is high, the ouput underflow should be high	-	Covers all values of underflow	Concurrent assertion & A checker in the reference model to check for the underflow flag
FIFO_10	When the reset is deasserted and the wr_en is high when the fifo is not full, the count & wr_ptr should increment by	-	-	Concurrent assertion to check for count & wr_ptr
FIFO_11	When the reset is deasserted and the rd_en is high when the fifo is not empty, the count should decrement by one & wr_ptr should increment by one	-	-	Concurrent assertion to check for count & rd_ptr

# **WAVEFORM**







# **COVERAGE REPORT**

```
# === Instance: /FIFO_top/fifo_if
# === Design Unit: work.FIFO_if
| = ------
                       Bins Hits Misses Coverage
---- ---- 86 86 0 100.00%
# Toggle Coverage:
    Enabled Coverage
# -----Toggle Details-----
# Toggle Coverage for instance /FIFO_top/fifo_if --
                                               Node 1H->0L 0L->1H "Coverage"
                                      almostfull
clk
data_in[15-0]
data_out[15-0]
empty
full
overflow
rd_en
rst_n
underflow
wr_ack
wr_en
                                                                                100.00
                                                                               100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
# Total Node Count = 43
# Toggled Node Count = 43
# Untoggled Node Count = 0
# Untoggled Node Count =
# Toggle Coverage = 100.00% (86 of 86 bins)
```

Assertions		23	23	0	100.00%
ame	File(Line)		Fai Cou	lure nt	Pass Count
FIFO_top/dut/count	 :_a				
	FIFO.sv(81)			0	1
FIFO_top/dut/wr_pt	r_a FIFO.sv(82)			0	1
FIFO_top/dut/rd_pt					-
	FIFO.sv(83)			0	1
FIFO_top/dut/over	_				
FIFO_top/dut/wr_ac	FIFO.sv(84)			0	1
. II o_cop/ duc/ wr_ac	FIFO.sv(85)			0	1
FIFO_top/dut/under					
	FIFO.sv(86)			0	1
FIFO_top/dut/full_ FIFO_top/dut/empty	_			0	1
rro_cop/duc/empc	/_a FIFO.sv(88)			0	1
FIFO_top/dut/almos					
	FIFO.sv(89)			0	1
FIFO_top/dut/almos				0	1
FIFO top/dut/full	FIFO.sv(90)			U	1
. 110_000/ 000/ 1011	FIFO.sv(94)			0	1
FIFO_top/dut/almos	_				
ETEO ton (dut (cont.	FIFO.sv(97)			0	1
FIFO_top/dut/empty	/_aa FIFO.sv(100)			0	1
FIFO_top/dut/almos				-	-
	FIFO.sv(103)			0	1
FIFO_top/dut/wr_ac					
FIFO top/dut/overi	FIFO.sv(151)			0	1
. 115_00p/ date/ 0/01	FIFO.sv(152)			0	1
FIFO_top/dut/under	rflow_pa				
EIFO ban (dub (	FIFO.sv(153)			0	1
FIFO_top/dut/count	t_rw_empty_pa FIFO.sv(154)			0	1
FIFO top/dut/count					-
	FIFO.sv(155)			0	1
FIFO_top/dut/count					_
FIFO_top/dut/count	FIFO.sv(156)			0	1

```
# /FIFO_top/dut/wr_ptr_pa
FIFO.sv(158)
  /FIFO_top/dut/rd_ptr_pa
                    FIFO.sv(159)
                                                  0
# Branch Coverage:
                      Bins
    Enabled Coverage
                                      Hits Misses Coverage
                               35
                                        35
                                                  0 100.00%
  # Branch Coverage for instance /FIFO_top/dut
   File FIFO.sv
                       -----IF Branch-----
                                                Count coming in to IF if (!fifo_if.rst_n) begin
                                        10466
                   1
     18
                                         947
     23
                                        5043
                                               else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
                   1
     29
                   1
                                        4476
                                                 else begin
  Branch totals: 3 hits of 3 branches = 100.00%
          -----IF Branch-----
                                         4476 Count coming in to IF
     31
                   1
                                        1564
                                                  if (fifo_if.full & fifo_if.wr_en)
    33
                 1
                                       2912
# Branch totals: 2 hits of 2 branches = 100.00%
               -----IF Branch-----
                                              Count coming in to IF
                                        10466
     39
                   1
                                         947
                                                if (!fifo_if.rst_n) begin
    43
                   1
                                        2668
                                                else if (fifo_if.rd_en && count != 0) begin
     48
                 1
                                        6851
                                                else begin
  Branch totals: 3 hits of 3 branches = 100.00%
                    -----IF Branch-
                                      6851 Count coming in to IF
                                              if /fifn if empty as fifn if nd en)
 -----IF Branch-----
                                    6851 Count coming in to IF
222 if (fifo_if.empty &
                                            if (fifo_if.empty && fifo_if.rd_en)
    49
                 1
                                     6629
 Branch totals: 2 hits of 2 branches = 100.00%
                    -----IF Branch----
                                    9274 Count coming in to IF
942 if (!fife :
                                            if (!fifo_if.rst_n) begin
                 1
                                    8332
                                            else begin
 Branch totals: 2 hits of 2 branches = 100.00%
      -----IF Branch-----
                                             if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bl0) && !fifo_if.full)
                 1
    61
                                    3514
                                     816 else if ( ({fifo if.wr en, fifo if.rd en} == 2'b01) && !fifo if.empty)
    63
                                     477
    65
                                            else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bll) && fifo_if.full)
                                           else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bll) && fifo_if.empty)
                                            All False Count
# Branch totals: 5 hits of 5 branches = 100.00%
        -----IF Branch----
                                           assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
                                     818
                                    4589 assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
 Branch totals: 2 hits of 2 branches = 100.00%
                                            Count coming in to IF
    73
                                     522
                                            assign fifo_if.empty = (count == 0)? 1 : 0;
    73
               2
                                   4885 assign fifo if.emptv = (count == 0)? 1 : 0;
```

# Branch totals: 2 hits of 2 branches = 100.00%

```
4328 assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1)? 1 : 0;
# Branch totals: 2 hits of 2 branches = 100.00%
            -----IF Branch-----
                                   5407 Count coming in to IF
591 assign fifo_if.almostempty = (count == 1)? 1 : 0;
   75
               1
   75
                                  4816 assign fifo_if.almostempty = (count == 1)? 1 : 0;
# Branch totals: 2 hits of 2 branches = 100.00%
                -----IF Branch--
                                   9728 Count coming in to IF
    80
                                   925
                                          if(!fifo_if.rst_n) begin
                                   8803 All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
         -----IF Branch-----
                                   9728 Count coming in to IF
    93
                                   1921
                                          if(count == fifo_if.FIFO_DEPTH)
                                   7807
                                        All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch-----
                                   9728 Count coming in to IF
                1
                                   1728
                                          if(count == fifo_if.FIFO_DEPTH-1)
# Branch totals: 2 hits of 2 branches = 100.00%
         -----IF Branch----
                                   9728 Count coming in to IF
    99
                1
                                   1095
                                          if(count == 1'b0)
                                   8633 All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
                                   9728
                                          Count coming in to IF
                                         9728
      80
                                                  Count coming in to IF
    80
                    1
                                          925
                                                  if(!fifo_if.rst_n) begin
                                         8803 All False Count
 # Branch totals: 2 hits of 2 branches = 100.00%
              -----IF Branch----
                                                 Count coming in to IF
    93
                                                 if (count == fifo_if.FIFO_DEPTH)
                                                 All False Count
  Branch totals: 2 hits of 2 branches = 100.00%
                    -----IF Branch----
                                          9728 Count coming in to IF
                                                  if (count == fifo if.FIFO DEPTH-1)
     96
                                          1728
                                          8000
                                               All False Count
 # Branch totals: 2 hits of 2 branches = 100.00%
                     -----IF Branch-----
     99
                                          9728 Count coming in to IF
```

1095

9728

1001

if (count == 1'b0)

Count coming in to IF

if(count == 1'b1)

8633 All False Count

8727 All False Count

99

102

102

# Branch totals: 2 hits of 2 branches = 100.00%

# Branch totals: 2 hits of 2 branches = 100.00%

1

-----IF Branch-----

	Enabled Cov					Coverage	
	Statements		30	30		100.00%	
			====Statement	Details=			
State	ement Cover	age for insta	nce /FIFO_top	/dut			
1	Line	Item			Source		
	le FIFO.sv						
	8				module	FIFO(FIFO_if.DUT fifo_if);	
!	9						
	10				localp	aram max_fifo_addr = \$clog2(fifo_if.FIFO_DEPTH);	
:	11						
:	12				reg [f	ifo_if.FIFO_WIDTH-1:0] mem [fifo_if.FIFO_DEPTH-1:0];	
:	13						
:	reg [max_fifo_addr-l:0] wr_ptr, rd_ptr;						
	15				reg [m	ax_fifo_addr:0] count;	
:	16						
	17	1		10466	always	<pre>@(posedge fifo_if.clk or negedge fifo_if.rst_n) begin</pre>	
:	18				if (!	fifo_if.rst_n) begin	
;	19	1		947	wr_p	tr <= 0;	
;	20	1		947	fifo	_if.overflow <= 0;	
	21	1		947	fifo	_if.wr_ack <= 0;	
7	22				end		
	23				else	if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin	
;	24	1		5043	mem[	wr_ptr] <= fifo_if.data_in;	
	าะ	1		E0.49	e: e.	if me sale /= 1.	
	25	1		5043	f	ifo_if.wr_ack <= 1;	
	26	1		5043		r_ptr <= wr ptr + 1;	
	27	1				ifo if.overflow <= 0;	
		1		3043			
	28				end		
	29					se begin	
	30	1		4476	f	ifo_if.wr_ack <= 0;	
	31				ii	f (fifo_if.full & fifo_if.wr_en)	
	32	1		1564	1	fifo_if.overflow <= 1;	
	33				e.	lse	
	34	1		2912	. 1	fifo_if.overflow <= 0;	
	35				end	i	
	36				end		
	37						
	38	1		10466	alwa	ays @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin	
	39					(!fifo_if.rst_n) begin	
	40	1		947		lptr <= 0;	
	41	1		947		ifo_if.underflow <= 0;	
		1		947			
	42				end		
	43					se if (fifo_if.rd_en && count != 0) begin	
	44	1		2668	fi	<pre>ifo_if.data_out &lt;= mem[rd_ptr];</pre>	
	45	1		2668	ro	d ptr <= rd_ptr + 1;	
	45						
	46	1		2668	f	ifo_if.underflow <= 0;	

```
else begin
                                                   if (fifo_if.empty && fifo_if.rd_en)
                                                   fifo_if.underflow <= 1;
51
                                                   else
52
                                        6629
                                                   fifo_if.underflow <= 0;
53
                                                  end
54
                                                 end
55
                                        9274
                                                 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
                1
56
                                                  if (!fifo_if.rst_n) begin
57
                                         942
                                                  count <= 0;
58
59
                                                  end
60
                                                  else begin
                                                  if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bl0) && !fifo_if.full)
                1
                                        3514
                                                    count <= count + 1;</pre>
                                                   else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
                                                   else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bll) && fifo_if.full)
66
                                                    count <= count - 1;
67
                                                   else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bll) && fifo_if.empty)
                                                    count <= count + 1;
                                         154
68
                                                  end
69
70
                                                 end
  57
                                                    if (!fifo_if.rst_n) begin
                                                     count <= 0;
  58
                 1
                                           942
  59
                                                    end
  60
                                                    else begin
  61
                                                     if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bl0) && !fifo_if.full)
                                          3514
                                                      count <= count + 1;</pre>
                                                     else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
                                           816
                                                      count <= count - 1;
  65
                                                     else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bll) && fifo_if.full)
  66
                  1
                                           477
                                                      count <= count - 1;
                                                     else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'bll) && fifo_if.empty)
  67
                                           154
                                                     count <= count + 1;
  68
                  1
  69
                                                    end
  70
                                                   end
  71
  72
                  1
                                          5408
                                                   assign fifo_if.full = (count == fifo_if.FIFO_DEPTH)? 1 : 0;
  73
                  1
                                          5408
                                                   assign fifo_if.empty = (count == 0)? 1 : 0;
  74
                  1
                                          5408
                                                   assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1)? 1 : 0;
  75
                                          5408
                                                   assign fifo_if.almostempty = (count == 1)? 1 : 0;
  76
  77
                                                   `ifdef SIM
  78
                 1
  79
                                          9728
                                                   always_comb begin
```

Covergroups	1 na	no 100	nns		
Covergoints/Crosses	1 na 16 na				
Covergroup Bins	66 66	0 100.			
overgroup			Goal	Bins	Status
TYPE /FIFO_coverage_pkg/FIFO_co	verage/Cov	100.00%	100		Covered
covered/total bins:	verage, oov	66	66	-	obvered
missing/total bins:		0	66	-	
% Hit: Coverpoint wr en cp		100.00%	100	-	Covered
covered/total bins:		2	2	_	COVELEG
missing/total bins:		0	2	-	
% Hit:		100.00%	100	-	
bin auto[0] bin auto[1]		3051 6950	1		Covered Covered
Coverpoint rd en cp		100.00%	100		Covered
covered/total bins:		2	2	-	
missing/total bins:		0	2	-	
% Hit: bin auto[0]		100.00%	100	-	Covered
bin auto[1]		3047	1		Covered
Coverpoint wr_ack_cp		100.00%	100		Covered
covered/total bins:		2	2	_	
missing/total bins:		0 100.00%	100		
% Hit: bin auto[0]		4958	1	-	Covered
bin auto[1]		22332			Covered
Coverpoint overflow_cp		100.00%	100	-	Covered
covered/total bins:		4	4	_	
missing/total bins: % Hit:		0 100.00%	100	_	
bin auto[0]		8437	1	_	Covered
bin auto[1]		1564	1		Covered
Coverpoint full_cp		100.00%	100	-	Covered
covered/total bins: missing/total bins:		2	2	-	
% Hit:		100.00%	100	_	
bin auto[0]		7576	1	-	Covered
bin auto[1]		2425	1		Covered
Coverpoint empty_cp		100.00%	100	-	Covered
covered/total bins: missing/total bins:		2	2	-	
% Hit:		100.00%	100	-	
# bin auto[0]		9206	1		- Covered
# bin auto[1]		795	1		Covered
# Coverpoint almostfull_cp		100.00%	100	-	Covered
# covered/total bins:		2		-	-
<pre># missing/total bins: # % Hit:</pre>		0 100.00%			· -
# bin auto[0]		8264	1		Covered
# bin auto[1]		1737	1		Covered
# Coverpoint almostempty_cp	P	100.00%	100		Covered
<pre># covered/total bins: # missing/total bins:</pre>		0	2		
# % Hit:		100.00%	100		
# bin auto[0]		9001	1	-	
# bin auto[1]		1000	1 100	10 m	
<pre># Coverpoint underflow_cp # covered/total bins:</pre>		100.00%	2		
<pre># covered/total bins: # missing/total bins:</pre>		0	2	-	
<pre># missing/total bins: # % Hit:</pre>		100.00%	100	150	
<pre># missing/total bins: # % Hit: # bin auto[0]</pre>		100.00% 9779	100 1		- Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1]</pre>		100.00% 9779 222	100 1 1		- Covered - Covered
<pre># missing/total bins: # % Hit: # bin auto[0]</pre>		100.00% 9779	100 1		- Covered - Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins:</pre>		100.00% 9779 222 100.00% 6	100 1 1 100 6 6		- Covered - Covered - Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # % Hit:</pre>	D. S. C.	100.00% 9779 222 100.00% 6 0 100.00%	100 1 1 100 6		- Covered - Covered - Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # % Hit: # Auto, Default and Use</pre>		100.00% 9779 222 100.00% 6 0 100.00%	100 1 1 100 6 6 100		Covered Covered Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # % Hit: # Auto, Default and Use # bin <auto[1], auto<="" pre=""></auto[1],></pre>	[1],auto[1]>	100.00% 9779 222 100.00% 6 0 100.00%	100 1 1 100 6 6		Covered Covered Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Hit: # Auto, Default and Use # bin <auto[1],auto #="" <auto[1],auto="" <auto[1],auto<="" bin="" td=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582</td><td>100 1 1 100 6 6 100</td><td></td><td>Covered Covered Covered  Covered  Covered  Covered Covered</td></auto[1],auto>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582	100 1 1 100 6 6 100		Covered Covered Covered  Covered  Covered  Covered Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # % Hit: # Auto, Default and Use # bin <auto[1],aute #="" <auto[0],aute<="" <auto[1],aute="" bin="" pre=""></auto[1],aute></pre>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936	100 1 1 100 6 6 100		Covered Covered Covered  Covered  Covered Covered Covered Covered Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Use # bin <auto[1],aute #="" <auto[0],aute="" <auto[0],aute<="" <auto[1],aute="" bin="" pre=""></auto[1],aute></pre>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325	100 1 100 6 6 100 1 1 1 1		Covered Covered Covered Covered Covered Covered Covered Covered Covered
<pre># missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Use # bin <auto[1],aute #="" <auto[0],aute="" <auto[0],aute<="" <auto[1],aute="" bin="" pre=""></auto[1],aute></pre>	0[1],auto[1]> 0[0],auto[1]> 0[1],auto[0]> 0[1],auto[0]> 0[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936	100 1 1 100 6 6 100		Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Use # bin <auto[1],auto #="" <auto[0],auto="" <auto[0],auto[0],auto="" <auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],au<="" <auto[1],auto="" bin="" td=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325</td><td>100 1 100 6 6 100 1 1 1 1</td><td></td><td>Covered Covered Covered Covered Covered Covered Covered Covered Covered</td></auto[1],auto>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325	100 1 100 6 6 100 1 1 1 1		Covered Covered Covered Covered Covered Covered Covered Covered Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Use # bin <auto[1],aut #="" <auto[0],aut="" <auto[1],aut="" bin="" coss="" overflow_cr<="" td=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00%</td><td>100 1 1 100 6 6 100 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],aut>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00%	100 1 1 100 6 6 100 1 1 1 1 1 1		Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Us: # bin <auto[1],aut #="" <auto[0],aut="" <auto[1],aut="" bin="" bins:<="" covered="" td="" total=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6</td><td>100 1 1 100 6 6 100 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],aut>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6	100 1 1 100 6 6 100 1 1 1 1 1 1 1		Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Hit: # Auto, Default and Use # bin <auto[1],aute #="" <auto[0],aute="" <auto[1],aute="" bin="" bins:="" bins:<="" covered="" cross="" missing="" overflow_cr="" td="" total=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00%</td><td>100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],aute>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00%	100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 1 1		Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Us: # bin <auto[1],aut #="" <auto[0],aut="" <auto[1],aut="" bin="" bins:<="" covered="" td="" total=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; ins:</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6</td><td>100 1 1 100 6 6 100 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],aut>	o[1],auto[1]> o[0],auto[1]> o[1],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> ins:	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6	100 1 1 100 6 6 100 1 1 1 1 1 1 1		Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Hit: # Auto, Default and Use # bin <auto[1],aute #="" <auto[0],aute="" <auto[1],aute="" and="" auto,="" bi<="" bin="" bins:="" covered="" cross="" default="" missing="" mit:="" overflow_cr="" td="" total="" use=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; ins: ok_illegal  er Defined Bins: o[1],auto[1]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%</td><td>100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 100 6 6 6 6</td><td></td><td>Covered Covered Covered</td></auto[1],aute>	o[1],auto[1]> o[0],auto[1]> o[0],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> ins: ok_illegal  er Defined Bins: o[1],auto[1]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%	100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 100 6 6 6 6		Covered
# missing/total bins: # % Hit: # bin auto[0] # bin auto[1] Cross wr_ack_cr # covered/total bins: # missing/total bins: # Auto, Default and Use # bin <auto[1],aute #="" <auto[0],aute="" <auto[1],aute="" <auto[1],aute<="" bin="" td=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; ins: ok_illegal  er Defined Bins: o[1],auto[1]&gt; o[0],auto[1]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%</td><td>100 1 100 6 6 6 100 1 1 1 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],aute>	o[1],auto[1]> o[0],auto[1]> o[0],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> ins: ok_illegal  er Defined Bins: o[1],auto[1]> o[0],auto[1]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%	100 1 100 6 6 6 100 1 1 1 1 1 1 1 1 1 1		Covered
# missing/total bins: # Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Hit: # Auto, Default and Use # bin <auto[1], #="" <<="" <auto[0],="" <auto[1],="" and="" aut="" auto,="" bin="" bins:="" cross="" default="" dilegal_bins:="" missing="" mit:="" overflow_cr="" td="" total="" use=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; ins: ok_illegal  er Defined Bins: o[1],auto[1]&gt; o[0],auto[1]&gt; o[1],auto[1]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%</td><td>100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],>	o[1],auto[1]> o[0],auto[1]> o[0],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> ins: ok_illegal  er Defined Bins: o[1],auto[1]> o[0],auto[1]> o[1],auto[1]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%	100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 1 1		Covered
# missing/total bins: # Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr covered/total bins: # missing/total bins: # Hit: # Auto, Default and Use # bin <auto[1], #="" <auto[0],="" <auto[1],="" <auto[1]<="" and="" auto="" auto,="" b:="" bin="" bins:="" covered="" cross="" default="" hit:="" ignore="" lillegal_bin="" overflow_cr="" td="" tillegal="" total="" use="" wr_aco=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; ins: ck_illegal  er Defined Bins: o[1],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%</td><td>100 1 100 6 6 6 100 1 1 1 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],>	o[1],auto[1]> o[0],auto[1]> o[0],auto[0]> o[1],auto[0]> o[0],auto[0]> ins: ck_illegal  er Defined Bins: o[1],auto[1]> o[0],auto[1]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%	100 1 100 6 6 6 100 1 1 1 1 1 1 1 1 1 1		Covered
# missing/total bins: # Hit: # bin auto[0] # bin auto[1] # Cross wr_ack_cr # covered/total bins: # missing/total bins: # Hit: # Auto, Default and Use # bin <auto[1], #="" <<="" <auto[0],="" <auto[1],="" and="" aut="" auto,="" bin="" bins:="" cross="" default="" dilegal_bins:="" missing="" mit:="" overflow_cr="" td="" total="" use=""><td>o[1],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt; o[1],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[1]&gt; o[0],auto[1]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt; o[0],auto[0]&gt;</td><td>100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%</td><td>100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 1 1</td><td></td><td>Covered Covered Covered</td></auto[1],>	o[1],auto[1]> o[0],auto[1]> o[0],auto[0]> o[1],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]> o[0],auto[1]> o[0],auto[1]> o[0],auto[0]> o[0],auto[0]> o[0],auto[0]>	100.00% 9779 222 100.00% 6 0 100.00% 1529 3514 582 936 1325 2115 0 100.00% 6 0 100.00%	100 1 100 6 6 100 1 1 1 1 1 1 1 1 1 1 1		Covered

II#	Cross full cr	100.00%	100	_	Covered
II.	covered/total bins:	6	6	_	COVERCE
II.	missing/total bins:	0	6	_	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	2111	1	-	Covered
#	<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	936	1	-	Covered
#	<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	1905	1	-	Covered
#	<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	2934	1	-	Covered
#	<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	520	1	-	Covered
#	<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	1595	1	-	Covered
II.	Illegal and Ignore Bins:				2220
II.	illegal_bin full_illegal	0	100	_	ZERO
17	Cross empty_cr covered/total bins:	100.00%	100 8	-	Covered
1.	missing/total bins:	0	8	_	
12	% Hit:	100.00%	100	_	
II.	Auto, Default and User Defined Bins:	200.000	200		
II.	bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	105	1	_	Covered
#	bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	196	1	_	Covered
#	<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	238	1	-	Covered
#	<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	256	1	-	Covered
#	<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	2006	1	-	Covered
#	<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	740	1	-	Covered
#	<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	4601	1	-	Covered
#	<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	1859	1	-	Covered
II.	Cross almostfull_cr	100.00%	100	-	Covered
1	covered/total bins:	8	8	-	
17	missing/total bins: % Hit:	100.00%	100	_	
12	Auto, Default and User Defined Bins:	100.00%	100		
II.	bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	802	1	_	Covered
II.	<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	225	1	_	Covered
ll#	bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	377	1	_	Covered
#	<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	333	1	-	Covered
#	<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	1309	1	-	Covered
#	<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	711	1	-	Covered
#	<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	4462	1	-	Covered
#	<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	1782	1	-	Covered
#	Cross almostempty cr	100.00%	100	_	Covered
#	covered/total bins:	8	8	-	
#	missing/total bins:	0	8	_	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	380	1	-	Covered
#	<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	69	1	-	Covered
II.	bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	368	1	-	Covered
II,	bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	183	1	-	Covered
II.	bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	1731	1	-	Covered
17	<pre>bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]></pre>	867 4471	1	_	Covered Covered
<u>"</u>	bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1932	1	_	Covered
112	Cross underflow cr	100.00%	100	_	Covered
II.	covered/total bins:	6	6	_	0010200
#	missing/total bins:	ō	6	_	
#	% Hit:	100.00%	100	-	
#	Auto, Default and User Defined Bins:				
#	<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	154	1	-	Covered
#	<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	1957	1	-	Covered
#	<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	68	1	-	Covered
l‡	<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	868	1	-	Covered
#	bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	4839	1	-	Covered
#	<pre>bin <auto[0],auto[0],auto[0]> Illegal and Ignore Bins:</auto[0],auto[0],auto[0]></pre>	2115	1	-	Covered
<del>*</del>	illegal and ignore bins:	0		_	ZERO
117	IIICYGI DIN GNGCIIIOW IIICYGI	•		_	LLINU