



# 计算机体系结构

周学海

[xhzhou@ustc.edu.cn](mailto:xhzhou@ustc.edu.cn)

0551-63606864

中国科学技术大学



# Review: 向量体系结构

- **向量处理机基本概念**
  - 基本思想：两个向量的对应分量进行运算，产生一个结果向量
- **向量处理机基本特征**
  - VSIW-一条指令包含多个操作
  - 单条向量指令内所包含的操作相互独立
  - 以已知模式访问存储器-多体交叉存储系统
  - 控制相关少
- **向量处理机基本结构**
  - 向量指令并行执行
  - 向量运算部件的执行方式-流水线方式
  - 向量部件结构-多“道”结构-多条运算流水线
- **向量处理机性能评估**
  - 向量指令流执行时间: Convey, Chimes, Start-up time
  - 其他指标:  $R_{\infty}$ ,  $N_{1/2}$ ,  $N_V$
- **向量处理机性能优化**
  - 链接技术
  - 条件执行
  - 稀疏矩阵



---

## 6.1 向量处理机模型

---

A horizontal flow diagram consisting of three blue chevron-shaped arrows pointing from left to right. The first arrow contains the text '数据级并行' (Data-level Parallelism). The second arrow contains the text '向量处理机模型' (Vector Processing Machine Model). The third arrow contains the text '性能评估' (Performance Evaluation).



# Vector Execution Time

- **Time** = f(vector length, data dependencies, struct. hazards)
- **Initiation rate**: 功能部件消耗向量元素的速率
- **Convoy**: 可在同一时钟周期开始执行的指令集合 (no structural or data hazards)
- **Chime**: 执行一个 *convoy* 所花费的大致时间 (approx. time)
- ***m convoys take m chimes***,
  - 如果每个向量长度为  $n$ , 那么  $m$  个 *convoy* 所花费的时间是  $m \uparrow chimes$
  - 每个 *chime* 所花费的时间是  $n \uparrow clocks$ , 该程序所花费的总时间为  $m \times n \text{ clock cycles}$  (忽略额外开销; 当向量长度较长时这种近似是合理的)


```
1: LV    V1,Rx      ;load vector X
2: MULV V2,F0,V1  ;vector-scalar mult.
          LV    V3,Ry      ;load vector Y
3: ADDV V4,V2,V3  ;add
4: SV     Ry,V4      ;store the result
```

**4 convoys, 1 lane, VL=64**  
 $\Rightarrow 4 \times 64 = 256 \text{ clocks}$   
(or 4 clocks per result)



# Vector Startup

- **向量启动时间由两部分构成**
    - 功能部件延时：一个操作通过功能部件的时间
    - 截止时间或恢复时间 (dead time or recovery time)：运行下一条向量指令的间隔时间





# VMIPS Start-up Time

**Start-up time:** FU 部件流水线的深度

<b>Operation</b>	<b>Start-up penalty (from CRAY-1)</b>
<b>Vector load/store</b>	<b>12</b>
<b>Vector multiply</b>	<b>7</b>
<b>Vector add</b>	<b>6</b>

Assume convoys don't overlap; vector length = n

<i>Convoy</i>	<i>Start</i>	<i>1st result</i>	<i>last result</i>	
1. LV	0	12	$11+n$	$(12+n-1)$
2. MULV, LV	$12+n$	$12+n+7$	$18+2n$	<i>Multiply startup</i>
	$12+n$	$12+n+12$	$23+2n$	<i>Load start-up</i>
3. ADDV	$24+2n$	$24+2n+6$	$29+3n$	<i>Wait convoy 2</i>
4. SV	$30+3n$	$30+3n+12$	$41+4n$	<i>Wait convoy 3</i>



# Vector Length

- 当向量的长度不是64时（假设向量寄存器的长度是64）怎么办？
- **vector-length register (VLR)** 控制特定向量操作的长度，包括向量的load/store. (当然一次操作的向量的长度不能 > 向量寄存器的长度) 例如：

```
do 10  i = 1, n  
10  Y(i) = a * X(i) + Y(i)  
n的值只有在运行时才能知道  
n > Max. Vector Length (MVL)怎么办?
```

# Strip Mining (分段开采)

- 假设Vector Length > Max. Vector Length (MVL)?
- Strip mining: 产生新的代码，使得每个向量操作的元素数  $\leq$  MVL
- 第一次循环做最小片( $n \bmod MVL$ ), 以后按 $VL = MVL$ 操作

**low = 1**

**VL = (n mod MVL) /\*find the odd size piece\*/**  
**do 1 j = 0, (n / MVL) /\*outer loop\*/**


**do 10 i = low, low+VL-1 /\*runs for length VL\*/**  
**Y(i) = a\*X(i) + Y(i) /\*main operation\*/**

**10 continue**

**low = low+VL /\*start of next vector\*/**

**VL = MVL /\*reset the length to max\*/**

**1 continue**





# Strip Mining的向量执行时间计算

$$T_n = \left\lceil \frac{n}{MVL} \right\rceil \times (T_{loop} + T_{start}) + n \times T_{chime}$$

试计算  $A = B \times s$ , 其中  $A, B$  为长度为 200 的向量 (每个向量元素占 8 个字节),  $s$  是一个标量。向量寄存器长度为 64。各功能部件的启动时间为如前所述, 求总的执行时间, ( $T_{loop} = 15$ )



ADDI R2,R0,#1600  
ADD R2,R2,Ra  
**ADDI R1,R0,#8**  
**MOVI2S VLR,R1**  
ADDI R1,R0,#64  
ADDI R3,R0,#64  
Loop: **LV V1,Rb**  
**MULSV V2,V1,Fs**  
**SV Ra,V2**  
ADD Ra,Ra,R1  
ADD Rb,Rb,R1  
**ADDI R1,R0,#512**  
**MOVI2S VLR,R3**  
SUB R4,R2,Ra  
BNEZ R4,Loop

;total # bytes in vector  
;address of the end of A vector  
;**loads length of 1st segment**  
;**load vector length in VLR**  
;length in bytes of 1st segment  
;vector length of other segments  
;**load B**  
;**vector \* scalar**  
;**store A**  
;address of next segment of A  
;address of next segment of B  
;**load byte offset next segment**  
;**set length to 64 elements**  
;**at the end of A?**  
;**if not, go back**



$$T_n = \left\lceil \frac{n}{MVL} \right\rceil \times (T_{loop} + T_{start}) + n \times T_{chime}$$


$$T_{200} = 4 \times (15 + T_{start}) + 200 \times 3$$

$$T_{200} = 60 + (4 \times T_{start}) + 600 = 660 + (4 \times T_{start})$$

$$T_{start} = 12 + 7 + 12 = 31$$

$$T_{200} = 660 + 4 * 31 = 784$$

$$\text{每一元素的执行时间} = 784 / 200 = 3.9$$



**Figure G.9** The total execution time per element and the total overhead time per element versus the vector length for the example on page G-19. For short vectors the total start-up time is more than one-half of the total time, while for long vectors it reduces to about one-third of the total time. The sudden jumps occur when the vector length crosses a multiple of 64, forcing another iteration of the strip-mining code and execution of a set of vector instructions. These operations increase  $T_n$  by  $T_{loop} + T_{start}$ .



# Common Vector Metrics


- **$R_\infty$** : 当向量长度为无穷大时的向量流水线的最大性能。常在评价峰值性能时使用，单位为MFLOPS
  - 实际问题是向量长度不会无穷大，start-up的开销还是比较大的
  - $R_n$  表示向量长度为n时的向量流水线的性能
- **$N_{1/2}$** : 达到 $R_\infty$ 一半的值所需的向量长度，是评价向量流水线start-up 时间对性能的影响。
- **$N_V$** : 向量流水线方式的工作速度优于标量串行方式工作时所需的向量长度临界值。
  - 该参数既衡量建立时间，也衡量标量、向量速度比对性能的影响



# Example Vector Machines

Machine	Year	Clock(MHZ)	Regs	Elements	Fus	LSUs
Cray 1	1976	80	8	64	6	1
Cray XMP	1983	120	8	64	8	2L, 1S
Cray YMP	1988	166	8	64	8	2L, 1S
Cray C-90	1991	240	8	128	8	4
Cray T-90	1996	455	8	128	8	4
Conv. C-1	1984	10	8	128	4	1
Conv. C-4	1994	133	16	128	3	1
Fuj. VP200	1982	133	8-256	32-1024	3	2
Fuj. VP300	1996	100	8-256	32-1024	3	2
NEC SX/2	1984	160	8+8K	256+var	16	8
NEC SX/3	1995	400	8+8K	256+var	16	8

# A Modern Vector Super: NEC SX-9 (2008)



- Memory system provides 256GB/s DRAM bandwidth per CPU
- Up to 16 CPUs and up to 1TB DRAM form shared-memory *node*
  - total of 4TB/s bandwidth to shared DRAM memory
- Up to 512 nodes connected via 128GB/s network links (message passing between nodes)

- 65nm CMOS technology
- Vector unit (3.2 GHz)
  - 8 foreground VRegs + 64 background VRegs (256x64-bit elements/VReg)
  - 64-bit functional units: 2 multiply, 2 add, 1 divide/sqrt, 1 logical, 1 mask unit
  - 8 lanes (32+ FLOPS/cycle, 100+ GFLOPS peak per CPU)
  - 1 load or store unit (8 x 8-byte accesses/cycle)
- Scalar unit (1.6 GHz)
  - 4-way superscalar with out-of-order and speculative execution
  - 64KB I-cache and 64KB data cache



# Vector Linpack Performance (MFLOPS)

**Matrix Inverse (gaussian elimination)**

Machine	Year	Clock(Mhz)	100x100	1kx1k	Peak(Procs)
Cray 1	1976	80	12	110	160(1)
Cray XMP	1983	120	121	218	940(4)
Cray YMP	1988	166	150	307	2,667(8)
Cray C-90	1991	240	387	902	15,238(16)
Cray T-90	1996	455	705	1603	57,600(32)
Conv. C-1	1984	10	3	--	20(1)
Conv. C-4	1994	136	160	2531	3,240(4)
Fuj. VP200	1982	133	18	422	533(1)
NEC SX/2	1984	166	43	885	1,300(1)
NEC SX/3	1995	400	368	2757	25,600(4)



# 第6章 Data-Level Parallelism in Vector, SIMD, and GPU Architectures

## 6.1 向量处理机模型

数据级并行的研究动机

数据级并行的种类

向量体系结构

向量处理模型

基本特性及结构

性能评估及优化

### 6.2-1 向量处理机模型优化

### 6.2-2 面向多媒体应用的SIMD指令集扩展

### 6.3-1 GPU-I

### 6.3-2 GPU-II

GPU简介

GPU的编程模型

GPU的存储系统



---

## 6.2-1 向量处理机模型优化

---

- 存储器访问
- 链接技术
- 条件执行
- 稀疏矩阵



# DAXPY ( $Y = a \times X + Y$ )

Assuming vectors X, Y  
are length 64

Scalar vs. Vector

LD F0,a

ADDI R4,Rx,#512 ;last address to load

loop: LD F2, 0(Rx) ;load X(i)

MULTD F2,F0,F2 ; $a^*X(i)$

LD F4, 0(Ry) ;load Y(i)

ADDD F4,F2,F4 ; $a^*X(i) + Y(i)$

SD F4,0(Ry) ;store into Y(i)

ADDI Rx,Rx,#8 ;increment index to X

ADDI Ry,Ry,#8 ;increment index to Y

SUB R20,R4,Rx ;compute bound

BNZ R20,loop ;check if done

LD F0,a ;load scalar a  
LV V1,Rx ;load vector X  
MULTS V2,F0,V1 ;vector-scalar mult.  
LV V3,Ry ;load vector Y  
ADDV V4,V2,V3 ;add  
SV Ry,V4 ;store the result

578 (2+9\*64) vs.  
321 (1+5\*64) ops (1.8X)

578 (2+9\*64) vs.  
6 instructions (96X)

64 operation vectors +  
no loop overhead

also 64X fewer pipeline  
hazards



# Vector Stride

- 假设处理顺序相邻的元素在存储器中不顺序存储。例如

```
do 10 i = 1,100
```

```
  do 10 j = 1,100
```

```
    A(i,j) = 0.0
```

```
    do 10 k = 1,100
```

```
10          A(i,j) = A(i,j)+B(i,k)*C(k,j)
```

- B 或 C 的两次访问不会相邻 (相隔800 bytes)
- stride***: 向量中相邻元素间的距离  
=> **LVWS** (load vector with stride) instruction
- Strides => 会导致体冲突  
(e.g., stride = 32 and 16 banks)



# Memory operations

- Load/store 操作成组地在寄存器和存储器之间移动数据
- 三类寻址方式
  - Unit stride (单步长)
    - Fastest

**LV V1 , R1 //V1=M[R1..R1+63] load, stride=1**
  - Non-unit (constant) stride (常数步长)


**LVWS V1 , R1 , R2 //V1=M[R1..R1+63\*R2] load, stride=R2**
  - Indexed (gather-scatter) (间接寻址)

**LV<sub>I</sub> V1 , R1 , V2 //V1=M[R1+V2i,i=0..63] indir.("gather")**

    - 等价于寄存器间接寻址方式
    - 对稀疏矩阵有效
    - 用于向量化操作的指令增多


# Memory Banking

- 独立存储体方式：由多个相互独立的存储体（Bank）构成存储器组织。可独立访问存储体，各存储体共享数据和地址总线 (minimize pin cost)
- 每个周期可以启动和完成一个bank的访问
- 如果N个存储器访问不同的bank可以并行执行



# Interleaved Vector Memory System

- Cray-1, 16 banks, 4 cycle bank busy time, 12 cycle latency
  - *Bank busy time*: Time before bank ready to accept next request
  - *If stride = 1 & consecutive elements interleaved across banks & number of banks >= bank latency, then can sustain 1 element/cycle throughput*





**Example(App F F-15)** Suppose we want to fetch a vector of 64 elements (DW) starting at byte address 136, and a memory access takes 6 clocks. How many memory banks must we have to support one fetch per clock cycle? With what addresses are the banks accessed? When will the various elements arrive at the CPU?




Cycle no.	Bank							
	0	1	2	3	4	5	6	7
0	136							
1		busy	144					
2		busy	busy	152				
3		busy	busy	busy	160			
4		busy	busy	busy	busy	168		
5		busy	busy	busy	busy	busy	176	
6			busy	busy	busy	busy	busy	184
7	192			busy	busy	busy	busy	busy
8	busy	200			busy	busy	busy	busy
9	busy	busy	208			busy	busy	busy
10	busy	busy	busy	216			busy	busy
11	busy	busy	busy	busy	224			busy
12	busy	busy	busy	busy	busy	232		
13		busy	busy	busy	busy	busy	240	
14			busy	busy	busy	busy	busy	248
15	256			busy	busy	busy	busy	busy
16	busy	264			busy	busy	busy	busy

**Figure F.7 Memory addresses (in bytes) by bank number and time slot at which access begins.** Each memory bank latches the element address at the start of an access and is then busy for 6 clock cycles before returning a value to the CPU. Note that the CPU cannot keep all eight banks busy all the time because it is limited to supplying one new address and receiving one data item each cycle.


# Vector Opt#1: Vector Chaining

- 寄存器定向路径的向量机版本
- 首次在Cray-1上使用




# Vector Chaining Advantage

- 不采用链接技术，必须处理完前一条指令的最后一个元素，才能启动下一条相关的指令




- 采用链接技术，前一条指令的第一个结果出来后，就可以启动下一条相关指令的执行



# Vector Instruction Parallelism

- 多条向量指令可重叠执行(链接技术)
  - 例如：每个向量 32 个元素，8 lanes (车道)



Complete 24 operations/cycle while issuing 1 short instruction/cycle



# Vector Opt #2: Conditional Execution

- Suppose:

```
do 100 i = 1, 64
    if (A(i) .ne. 0) then
        A(i) = A(i) - B(i)
    endif
```


```
100 continue
```

- ***vector-mask control*** 使用长度为MVL的布尔向量控制向量指令的执行
- 当***vector-mask register*** 使能时，向量指令操作仅对 ***vector-mask register*** 中 对应位为1的分量起作用

# Masked Vector Instructions


## Simple Implementation

- execute all N operations, turn off result writeback according to mask



## Density-Time Implementation

- scan mask vector and only execute elements with non-zero masks





LV V1,Ra	; load vector A into V1
LV V2,Rb	; load vector B
L.D F0,#0	; load FP zero into F0
<b>SNEVS.D V1,F0</b>	<b>;sets VM(i) to 1 if V1(i)!=F0</b>
<b>SUBV.D V1,V1,V2</b>	<b>;subtract under vector mask</b>
<b>CVM</b>	<b>;set the vector mask to all 1s</b>
SV Ra,V1	<b>;store the result in A</b>

- 使用**vector-mask**寄存器的缺陷

- 简单实现时，条件不满足时向量指令仍然需要花费时间
- 有些向量处理器带条件的向量执行仅控制向目标寄存器的写操作，可能会有除法错。



# Vector Opt #3: Sparse Matrices

- Suppose:

```
do    100 i = 1,n  
100      A(K(i)) = A(K(i)) + C(M(i))
```

- *gather (LVI) operation* 使用 *index vector* 中给出的偏移再加基址来读取 => a nonsparse vector in a vector register
- 这些元素以密集的方式操作完成后，再使用同样的 index vector 存储到稀疏矩阵的对应位置
- 这些操作编译时可能无法完成。主要原因：编译器无法预知 K(i) 以及是否有数据相关
- 使用 CVI 设置步长 ( index 0, 1xm, 2xm, ..., 63xm)



# Sparse Matrix Example

- Cache (1993) vs. Vector (1988)


	IBM RS6000	Cray YMP
Clock	72 MHz	167 MHz
Cache	256 KB	0.25 KB
Linpack	140 MFLOPS	160 (1.1)
Sparse Matrix (Cholesky Blocked )	17 MFLOPS	125 (7.3)

- Cache: 1 address per cache block (32B to 64B)
- Vector: 1 address per element (4B)


# Automatic Code Vectorization

```
for (i=0; i < N; i++)
    C[i] = A[i] + B[i];
```

*Scalar Sequential Code*



*Vectorized Code*



向量化是指在编译期间对操作重定序⇒ 需要进行大量的循环相关分析



# Summary: 向量体系结构

## • 向量处理机**基本概念**

- 基本思想：两个向量的对应分量进行运算，产生一个结果向量

## • 向量处理机**基本特征**

- VSIW-一条指令包含多个操作
- 单条向量指令内所包含的操作相互独立
- 以已知模式访问存储器-多体交叉存储系统
- 控制相关少

## • 向量处理机**基本结构**

- 向量指令并行执行
- 向量运算部件的执行方式-流水线方式
- 向量部件结构-多“道”结构-多条运算流水线

## • 向量处理机**性能评估**

- 向量指令流执行时间: Convey, Chimes, Start-up time
- 其他指标:  $R_{\infty}$ ,  $N_{1/2}$ ,  $N_V$

## • 向量处理机**性能优化**

- 链接技术
- 条件执行
- 稀疏矩阵



# Vector/SIMD Processing Summary

- **Vector/SIMD 机器适合挖掘数据级并行**
  - 同样的操作作用于不同的数据元素
  - 向量内的元素操作独立，可有效提高性能，简化设计
- **性能的提升受限于代码的向量化**
  - 标量操作限制了向量机的性能
  - Amdahl's Law
- **很多ISA包含SIMD操作指令**
  - Intel MMX/SSEn/AVX, PowerPC AltiVec, ARM Advanced SIMD




# Array vs. Vector Processors

**Array processor:** 又称为并行处理机、SIMD处理器。其核心是一个由多个处理单元构成的阵列，用单一的控制部件来控制多个处理单元对各自的数据进行相同的运算和操作。


Instruction Stream

```
LD  VR ← A[3:0]
ADD VR ← VR, 1
MUL VR ← VR, 2
ST   A[3:0] ← VR
```




# SIMD Array Processing vs. VLIW

- VLIW: 多个独立的操作由编译器封装在一起



# SIMD Array Processing vs. VLIW

- **Array processor:** 单个操作作用在多个不同的数据元素上





---

## 6.2-2 SIMD扩展



---



# Multimedia Extensions (aka SIMD extensions)

- 在已有ISA中添加一些向量长度很短的向量操作指令
- 将已有的 64-bit 寄存器拆分为 2x32b or 4x16b or 8x8b
  - 1957年, Lincoln Labs TX-2 将36bit datapath 拆分为2x18b or 4x9b
  - 新的设计具有较宽的寄存器
    - 128b for PowerPC Altivec, Intel SSE2/3/4
    - 256b for Intel AVX (Advanced Vector Extensions)
- 单条指令可实现寄存器中所有向量元素的操作

# Multimedia Extensions (aka SIMD extensions)



# Intel Pentium MMX Operations

- **idea:** 一条指令操作同时作用于不同的数据元
  - 全阵列处理
  - 用于多媒体操作




Figure 1. MMX technology data types: packed byte (a), packed word (b), packed doubleword (c), and quadword (d).

- No VLEN register
- Opcode determines data type:
  - 8 8-bit bytes
  - 4 16-bit words
  - 2 32-bit doublewords
  - 1 64-bit quadword
- Stride always equal to 1.

# MMX Example: Image Overlaying (I)




Figure 8. Chroma keying: image overlay using a background color.

PCMPEQB MM1, MM3

MM1	Blue	Blue	Blue	Blue	Blue	Blue	Blue	Blue
MM3	X7!=blue	X6!=blue	X5=blue	X4=blue	X3!=blue	X2!=blue	X1=blue	X0=blue
MM1	0x0000	0x0000	0xFFFF	0xFFFF	0x0000	0x0000	0xFFFF	0xFFFF



Figure 9. Generating the selection bit mask.

# MMX Example: Image Overlaying (II)

PAND MM4, MM1

MM4	$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
-----	-------	-------	-------	-------	-------	-------	-------	-------

MM1	0x0000	0x0000	0xFFFF	0xFFFF	0x0000	0x0000	0xFFFF	0xFFFF
-----	--------	--------	--------	--------	--------	--------	--------	--------

MM4	0x0000	0x0000	$Y_5$	$Y_4$	0x0000	0x0000	$Y_1$	$Y_0$
-----	--------	--------	-------	-------	--------	--------	-------	-------

PANDN MM1, MM3

MM1	0x0000	0x0000	0xFFFF	0xFFFF	0x0000	0x0000	0xFFFF	0xFFFF
-----	--------	--------	--------	--------	--------	--------	--------	--------

MM3	$X_7$	$X_6$	$X_5$	$X_4$	$X_3$	$X_2$	$X_1$	$X_0$
-----	-------	-------	-------	-------	-------	-------	-------	-------

MM1	$X_7$	$X_6$	0x0000	0x0000	$X_3$	$X_2$	0x0000	0x0000
-----	-------	-------	--------	--------	-------	-------	--------	--------

POR MM4, MM1

MM4	$X_7$	$X_6$	$Y_5$	$Y_4$	$X_3$	$X_2$	$Y_1$	$Y_0$
-----	-------	-------	-------	-------	-------	-------	-------	-------



Figure 10. Using the mask with logical MMX instructions to perform a conditional select.

```

Movq    mm3, mem1    /* Load eight pixels from
                      woman's image
Movq    mm4, mem2    /* Load eight pixels from the
                      blossom image
Pcmpeqb mm1, mm3
Pand   mm4, mm1
Pandn  mm1, mm3
Por    mm4, mm1

```

Figure 11. MMX code sequence for performing a conditional select.



# Multimedia Extensions versus Vectors

- **受限的指令集:**
  - 无向量长度控制
  - Load/store操作无常数步长寻址和scatter/gather操作
  - loads操作必须64/128-bit边界对齐
- **受限的向量寄存器长度:**
  - 需要超标量发射以保持multiply/add/load部件忙
  - 通过循环展开隐藏延迟增加了寄存器读写压力
- **在微处理器设计中向全向量化发展**
  - 更好地支持非对齐存储器访问
  - 支持双精度浮点数操作(64-bit floating-point)
  - Intel AVX spec (announced April 2008), 256b vector registers (expandable up to 1024b)



# Summary

- **向量机的存储器访问**
  - 存储器组织：独立存储体、多体交叉方式
  - Stride：固定步长（1 or 常数），非固定步长（index）
- **基于向量机模型的优化**
  - 链接技术
  - 有条件执行
  - 稀疏矩阵的操作
- **多媒体扩展指令**
  - 扩展的指令类型较少
  - 向量寄存器长度较短



# 并行的类型

- **指令级并行(ILP)**
  - 以并行方式执行某个指令流中的独立无关的指令 (pipelining, superscalar, VLIW)
- **数据级并行(DLP)**
  - 以并行方式执行多个相同类型的操作 (vector/SIMD execution)
  - Array Processor、Vector Processor
- **线程级并行 (TLP)**
  - 以并行方式执行多个独立的指令流 (multithreading, multiple cores)
- **Which is easiest to program?**
- **Which is most flexible form of parallelism?**
  - i.e., can be used in more situations
- **Which is most efficient?**
  - i.e., greatest tasks/second/area, lowest energy/task



# Acknowledgements

- **These slides contain material developed and copyright by:**
  - John Kubiatowicz (UCB)
  - Krste Asanovic (UCB)
  - John Hennessy (Stanford)and David Patterson (UCB)
  - Chenxi Zhang (Tongji)
  - Muhamed Mudawar (KFUPM)
- **UCB material derived from course CS152, CS252, CS61C**
- **KFUPM material derived from course COE501, COE502**