


گزارش آزمایشگاه


بخش ۱:

در اینجا بایستی مادامی که یک sum را خروجی می‌دهیم کُری مربوط به آن را نیز حساب کنیم تا در حساب و کتاب جایگاه بعدی آن را به کار ببریم.


(الف)




(ب)





:RTL Schematic(پ)









Technology Schematic:





(ت)





Pad to Pad

-----+-----+-----+		
Source Pad	Destination Pad	Delay
-----+-----+-----+		
a<0>	cout	8.381
a<0>	sum<0>	5.692
a<0>	sum<1>	7.003
a<0>	sum<2>	7.996
a<0>	sum<3>	8.744
a<1>	cout	7.626
a<1>	sum<1>	6.226
a<1>	sum<2>	7.241
a<1>	sum<3>	7.989
a<2>	cout	6.245
a<2>	sum<2>	5.860
a<2>	sum<3>	6.608
a<3>	cout	5.934
a<3>	sum<3>	6.141
b<0>	cout	8.146
b<0>	sum<0>	5.765
b<0>	sum<1>	6.768
b<0>	sum<2>	7.761
b<0>	sum<3>	8.509
b<1>	cout	7.903
b<1>	sum<1>	6.469
b<1>	sum<2>	7.518
b<1>	sum<3>	8.266
b<2>	cout	6.393
b<2>	sum<2>	6.008
b<2>	sum<3>	6.756
b<3>	cout	5.725
b<3>	sum<3>	6.077
cin	cout	8.623
cin	sum<0>	6.340
cin	sum<1>	7.245
cin	sum<2>	8.238
cin	sum<3>	8.986
-----+-----+-----+		

ISE Project Navigator (P.20131013) - D:\Xilinx\project_one\ripple_adder_genvar\ripple_adder_genvar.xise - [ripple_test.v]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- ripple_adder_genvar
 - xc3s100e-5vq100
 - ripple_test (ripple_test.v)
 - uut - ripple_adder (ripple_adder.v)

No Processes Running

Processes: ripple_test

 - ISim Simulator
 - Behavioral Check Syntax
 - Simulate Behavioral Model

```
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23 //
24 //
25 module ripple_test;
26
27 // Inputs
28 reg [3:0] a;
29 reg [3:0] b;
30 reg cin;
31
32 // Outputs
33 wire [3:0] sum;
34 wire cout;
35
36 // Instantiate the Unit Under Test (UUT)
37 ripple_adder uut (
38     .a(a),
39     .b(b),
40     .cin(cin),
41     .sum(sum),
42     .cout(cout)
43 );
44
45 initial begin
46
47     a = 4'b0011; b = 4'b1100; cin = 1'b0; #100;
48     a = 4'b0011; b = 4'b1100; cin = 1'b1; #100;
49     a = 4'b0001; b = 4'b1111; cin = 1'b1; #100;
50
51 end
52
53 endmodule
54
55
56
```

Start Design Files Libraries

Design Summary (Implemented) ripple_adder.v ripple_test.v ripple_adder.ngc:1 ripple_adder (RTL) ripple_adder.ngc:1 ripple_adder (Te

View by Category

Design Objects of Top Level Block

Instances

 - cout_OBUF
 - c_1_or00001

Pins

 - ripple_adder

Signals


 - ripple_adder

Properties of Instance: c_1_or00001

Name	Value
Type	lut3
Instance Name	c_1_or00001
Label	

Console Errors Warnings Find in Files Results View by Category

Ln 25 Col 1 Verilog



ISE Project Navigator (P.20131013) - D:\Xilinx\project_one\ripple_adder_genvar\ripple_adder_genvar.xise - [Design Summary (Implemented)]

File Edit View Project Source Process Tools Window Layout Help

Design Overview

View: Implementation Simulation

Behavioral

Hierarchy

- ripple_adder_genvar
 - xc3s100e-5vq100
 - ripple_test (ripple_test.v)
 - uut - ripple_adder (ripple_adder.v)

Design Summary

 - IOB Properties
 - Module Level Utilization
 - Timing Constraints
 - Pinout Report
 - Clock Report
 - Static Timing

Errors and Warnings

 - Parser Messages
 - Synthesis Messages
 - Translation Messages
 - Map Messages
 - Place and Route Messages
 - Timing Messages
 - Bitgen Messages
 - All Implementation Messages

Detailed Reports

 - Synthesis Report
 - Translation Report
 - Map Report
 - Place and Route Report
 - Post-PAR Static Timing Report
 - Power Report
 - Bitgen Report

Design Properties

 - ☐ Enable Message Filtering
 - ☐ Optional Design Summary Contents
 - ☐ Show Clock Report
 - ☐ Show Failing Constraints
 - ☐ Show Warnings
 - ☐ Show Errors

No Processes Running

Processes: ripple_test

 - ISim Simulator
 - Behavioral Check Syntax
 - Simulate Behavioral Model

Design Goal: Balanced

Design Strategy: Xilinx Default (unlocked)

Environment: System Settings

Routing Results: All Signals Completely Routed

Timing Constraints:

Final Timing Score: 0 (Timing Report)

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	8	1,920	1%	
Number of occupied Slices	6	960	1%	
Number of Slices containing only related logic	6	6	100%	
Number of Slices containing unrelated logic	0	6	0%	
Total Number of 4 input LUTs	8	1,920	1%	
Number of bonded IOBs	14	66	21%	
Average Fanout of Non-Clock Nets	1.71			

Performance Summary

Final Timing Score: 0 (Setup: 0, Hold: 0)

Routing Results: All Signals Completely Routed

Timing Constraints:

Detailed Reports

Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Tue Feb 23 21:59:04 2021	0	0	0
Translation Report	Current	Tue Feb 23 22:04:06 2021	0	0	0
Map Report	Current	Tue Feb 23 22:04:14 2021	0	0	2 Infos (2 new)
Place and Route Report	Current	Tue Feb 23 22:04:22 2021	0	0	1 Info (1 new)
Power Report					
Post-PAR Static Timing Report	Current	Tue Feb 23 22:04:28 2021	0	0	6 Infos (6 new)

Design Objects of Top Level Block

Instances

 - cout_OBUF
 - c_1_or00001

Pins

 - ripple_adder

Signals

 - ripple_adder

Properties of Instance: c_1_or00001

Name	Value
Type	lut3
Instance Name	c_1_or00001

Console Errors Warnings Find in Files Results View by Category

بخش دوم

می‌دانیم:

$$C_{i+1} = G_i + P_i C_i$$


$$P_i = A_i + B_i$$

$$G_i = A_i B_i$$


پس داریم:

$$C_{i+1} = A_i B_i + (A_i + B_i) C_i$$


(الف)




(ب)






پ:RTL Schematic





Technology Schematic:





(ت)

LUT Dialog

LUT3_E8
INIT = E8

Schematic Equation TruthTable Karnaugh Map

I2	I1	I0	O
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

< >

OK Help

LUT Dialog

LUT3_E8
INIT = E8

Schematic Equation TruthTable Karnaugh Map

10 11 12

	00	01	11	10
0				
1				

OK Help

Pad to Pad

-----+-----+-----+		
Source Pad	Destination Pad	Delay
-----+-----+-----+		
a<0>	cout	8.381
a<0>	sum<0>	5.692
a<0>	sum<1>	7.003
a<0>	sum<2>	7.996
a<0>	sum<3>	8.744
a<1>	cout	7.626
a<1>	sum<1>	6.226
a<1>	sum<2>	7.241
a<1>	sum<3>	7.989
a<2>	cout	6.245
a<2>	sum<2>	5.860
a<2>	sum<3>	6.608
a<3>	cout	5.934
a<3>	sum<3>	6.141
b<0>	cout	8.146
b<0>	sum<0>	5.765
b<0>	sum<1>	6.768
b<0>	sum<2>	7.761
b<0>	sum<3>	8.509
b<1>	cout	7.903
b<1>	sum<1>	6.469
b<1>	sum<2>	7.518
b<1>	sum<3>	8.266
b<2>	cout	6.393
b<2>	sum<2>	6.008
b<2>	sum<3>	6.756
b<3>	cout	5.725
b<3>	sum<3>	6.077
cin	cout	8.623
cin	sum<0>	6.340
cin	sum<1>	7.245
cin	sum<2>	8.238
cin	sum<3>	8.986
-----+-----+-----+		

ISE Project Navigator (P.20131013) - D:\Xilinx\project_one\cla4\cla4_xise - [cla4_test.v]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☐ Implementation ☒ Simulation

Behavioral

Hierarchy

- xc3s100e-5vq100
 - cla4_test (cla4_test.v)

No Processes Running

Processes: cla4_test

- ISim Simulator
- Behavioral Check Syntax
- Simulate Behavioral Model

```
17 // Dependencies:
18 //
19 // Revision:
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23 ///////////////////////////////////////////////////////////////////
24
25 module cla4_test;
26
27 // Inputs
28 reg [3:0] a;
29 reg [3:0] b;
30 reg cin;
31
32 // Outputs
33 wire [3:0] sum;
34 wire cout;
35
36 // Instantiate the Unit Under Test (UUT)
37 cla4_adder uut (
38     .a(a),
39     .b(b),
40     .cin(cin),
41     .sum(sum),
42     .cout(cout)
43 );
44
45 initial begin
46     a = 4'b0011; b = 4'b1100; cin = 1'b0; #100;
47     a = 4'b0011; b = 4'b1100; cin = 1'b1; #100;
48     a = 4'b0001; b = 4'b1111; cin = 1'b1; #100;
49 end
50
51 endmodule
52
53
```

Start Design Files Libraries

Design Summary (Synthesized) cla4_adder.v cla4_adder.ngc:1 cla4_adder (RTL1) cla4_adder.ngc:1 cla4_adder (Tech1) cla4_test.v

View by Category

Design Objects of Top Level Block

Instances

- cout_OBUF
- c_1_or00011

Pins

- cla4_adder

Signals



- cla4_adder


Properties of Instance: c_1_or00011

Name	Value
Type	lut3
Instance Name	c_1_or00011
Label	

Console Errors Warnings Find in Files Results View by Category

Ln 25 Col 1 Verilog





(2

ISE Project Navigator (P.20131013) - D:\Xilinx\project_one\cla4\cla4.xise - [Design Summary (Implemented)]

File Edit View Project Source Process Tools Window Layout Help

Design Overview

View: Implementation Simulation

Hierarchy

- cla4
 - xc3s100e-5vq100
 - cla4_adder (cla4_adder.v)
 - cla4_test.bmm

Processes: cla4_adder

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
 - Generate Post-Synthesis Sim...
- Implement Design
 - Generate Programming File
 - Configure Target Device
 - Analyze Design Using ChipScope

Design Overview

- Summary
 - IOB Properties
 - Module Level Utilization
 - Timing Constraints
 - Pinout Report
 - Clock Report
 - Static Timing
- Errors and Warnings
 - Parser Messages
 - Synthesis Messages
 - Translation Messages
 - Map Messages
 - Place and Route Messages
 - Timing Messages
 - Bitgen Messages
 - All Implementation Messages
- Detailed Reports
 - Synthesis Report
 - Translation Report
 - Map Report
 - Place and Route Report
 - Post-PAR Static Timing Report
 - Power Report
 - Bitgen Report
- Secondary Reports

Design Properties

- ☐ Enable Message Filtering
- Optional Design Summary Contents
 - ☐ Show Clock Report
 - ☐ Show Failing Constraints
 - ☐ Show Warnings
 - ☐ Show Errors

cla4_adder Project Status (02/23/2021 - 22:26:26)

Project File:	cla4.xise	Parser Errors:	No Errors
Module Name:	cla4_adder	Implementation State:	Placed and Routed
Target Device:	xc3s100e-5vq100	Errors:	No Errors
Product Version:	ISE 14.7	Warnings:	No Warnings
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	Timing Constraints:	
Environment:	System Settings	Final Timing Score:	0 (Timing Report)

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	8	1,920	1%	
Number of occupied Slices	6	960	1%	
Number of Slices containing only related logic	6	6	100%	
Number of Slices containing unrelated logic	0	6	0%	
Total Number of 4 input LUTs	8	1,920	1%	
Number of bonded IOBs	14	66	21%	
Average Fanout of Non-Clock Nets	1.71			

Performance Summary

Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:			

Detailed Reports

Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Tue Feb 23 22:12:32 2021	0	0	0

Start Design Files Libraries

Design Summary (Implemented) cla4_adder.v cla4_adder.ngc:1 cla4_adder (RTL1) cla4_adder.ngc:1 cla4_adder (Tech1) cla4_test.v

View by Category

Design Objects of Top Level Block

Instances

- cou_t_OBUF
- c_1_or0011

Pins

- cla4_adder

Signals

- cla4_adder

Properties of Instance: c_1_or0011

Name	Value
Type	lut3
Instance Name	c_1_or0011
INSTANCE	

Console Errors Warnings Find in Files Results View by Category

بخش سوم:

از آن جا که در هنگام نوشتن کد Verilog به صورت Data flow کامپایلر و یا Xilinx ISE خود اقدام به تعیین و بهبود کد ما می‌کند، در این جا در هر دو نوع CLA و Ripple Adder زمان تاخیر یکسان شده این به دلیل آن است که به احتمال زیاد Xilinx ISE کد ما را به یک صورت سنتر کرده است.

این در حالی است که به لحاظ تئوری میدانیم که در Ripple Adder ، تاخیر بیشتر و گیت ها و در نتیجه منابع مورد استفاده کمتر و در CLA تاخیر کمتر و منابع مورد استفاده بیشتر است.